

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <a href="http://www.nxp.com">http://www.nxp.com</a>, <a href="http://www.semiconductors.philips.com/">http://www.nxp.com</a>, <a href="http://www.nexperia.com">http://www.nexperia.com</a>, <a href="http://www.nexperia.com">http://www.nexperia.com</a>)

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use salesaddresses@nexperia.com (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia



# IP4787CZ32

# DVI and HDMI interface ESD protection, DDC/CEC buffering, hot plug handling and backdrive protection

Rev. 3 — 19 December 2014

**Product data sheet** 

## 1. Product profile

#### 1.1 General description

The IP4787CZ32 is designed to protect High-Definition Multimedia Interface (HDMI) receiver interfaces. It includes HDMI 5 V power management, Display Data Channel (DDC) buffering and decoupling, hot plug drive, backdrive protection, Consumer Electronic Control (CEC) buffering and decoupling, and ±12 kV contact ElectroStatic Discharge (ESD) protection for all external I/Os, exceeding the IEC 61000-4-2, level 4 standard.

The IP4787CZ32 incorporates Transmission Line Clamping (TLC) technology on the high-speed Transition-Minimized Differential Signaling (TMDS) lines to simplify routing and help reduce impedance discontinuities. All TMDS lines are protected by an impedance-matched diode configuration that minimizes impedance discontinuities caused by typical shunt diodes.

The 5 V power management enables host access to the [Extended Display Identification Data (EDID)] memory even if no HDMI plug is connected. The overall load to the 5 V line is according to the HDMI requirements.

The DDC lines use a buffering concept which decouples the internal capacitive load from the external capacitive load for use with standard Complementary Metal Oxide Semiconductor (CMOS) or Low Voltage Transistor-Transistor Logic (LVTTL) I/O cells down to 1.2 V. This buffering also redrives the DDC and CEC signals, allowing the use of longer or cheaper HDMI cables with a higher capacitance. The internal hot plug drive module simplifies the application of the HDMI receiver to control the hot plug signal.

All lines provide appropriate integrated pull-ups and pull-downs for HDMI compliance and backdrive protection to guarantee that HDMI interface signals are not pulled down if the system is powered down or enters Standby mode. Only a single external capacitor is required for operation.

#### 1.2 Features and benefits

- HDMI 2.0 and all backward compatible standards are supported
- 6.0 Gbps TMDS bit rate (600 Mcsc TMDS character rate) compatible
- Supports UHD 4k (2160p) 60 Hz display modes
- Impedance matched 100  $\Omega$  differential transmission line ESD protection for TMDS lines ( $\pm 10~\Omega$ ). No Printed-Circuit Board (PCB) pre-compensation required
- Simplified flow-through routing utilizing less overall PCB space
- DDC capacitive decoupling between system side and HDMI connector side and buffering to drive cable with high capacitive load (> 700 pF/25 m)



## **DVI and HDMI interface ESD and overcurrent protection**

- All external I/O lines with ESD protection of at least  $\pm 12$  kV, exceeding the IEC 61000-4-2, level 4 standard
- Hot plug drive module
- Utility biasing module (HEAC compliant)
- $\blacksquare$  CEC buffering and isolation, with integrated backdrive-protected 26 k $\Omega$  pull-up
- Robust ESD protection without degradation after repeated ESD strikes
- Highest integration in a small footprint, PCB level, optimized RF routing, 32-pin HVQFN leadless package


# 1.3 Applications

- The IP4787CZ32 can be used for a wide range of HDMI sink devices, consumer and computing electronics:
  - Digital High-Definition (HD) TV
  - Set-top box
  - PC monitor
  - Projector
  - Multimedia audio amplifier
  - ◆ HDMI picture performance quality enhancer module
  - ◆ Digital Visual Interface (DVI)

#### **DVI and HDMI interface ESD and overcurrent protection**

# 2. Pinning information

#### 2.1 Pinning



#### rig i. Fili configuration if 470702

#### 2.2 Pin description

Table 1. Pin description

Pin	Name	Description
1	TMDS_D2+_SYS	TMDS to ASIC inside system
2	TMDS_D2SYS	TMDS to ASIC inside system
3	TMDS_D1+_SYS	TMDS to ASIC inside system
4	TMDS_D1SYS	TMDS to ASIC inside system
5	TMDS_D0+_SYS	TMDS to ASIC inside system
6	TMDS_D0SYS	TMDS to ASIC inside system
7	TMDS_CK+_SYS	TMDS to ASIC inside system
8	TMDS_CKSYS	TMDS to ASIC inside system
9	DDC_CLK_SYS	DDC clock system side
10	DDC_DAT_SYS	DDC data system side
11	V <sub>CC(5V0)</sub>	5 V supply input
12	HOTPLUG_CON	hot plug output to connector
13	HDMI_5V0_CON	5 V input from connector
14	DDC_DAT_CON	DDC data connector side

## **DVI and HDMI interface ESD and overcurrent protection**

 Table 1.
 Pin description ...continued

Pin	Name	Description
15	DDC_CLK_CON	DDC clock connector side
16	UTILITY_CON	utility line ESD protection
17	TMDS_CKCON	TMDS ESD protection to connector
18	TMDS_CK+_CON	TMDS ESD protection to connector
19	TMDS_D0CON	TMDS ESD protection to connector
20	TMDS_D0+_CON	TMDS ESD protection to connector
21	TMDS_D1CON	TMDS ESD protection to connector
22	TMDS_D1+_CON	TMDS ESD protection to connector
23	TMDS_D2CON	TMDS ESD protection to connector
24	TMDS_D2+_CON	TMDS ESD protection to connector
25	CEC_CON	CEC signal connector side
26	ESD_BYPASS	ESD bias voltage
27	V <sub>CC(SYS)</sub>	supply voltage for level shifting
28	ACTIVE	CEC Standby mode control (LOW for lowest power, CEC-only mode)
29	CEC_SYS	CEC I/O signal system side
30	ENABLE_LDO	5 V LDO enable
31	n.c.	not connected
32	HOTPLUG_CTRL	hot plug control input from system side
ground pad	GND	ground


# 3. Ordering information

Table 2. Ordering information

Type number Package									
	Name	me Description							
IP4787CZ32	HVQFN32	plastic thermal enhanced very thin quad flat package; no leads; 32 terminals; body $5\times5\times0.85$ mm	SOT617-3						

#### DVI and HDMI interface ESD and overcurrent protection

# 4. Functional diagram



# DVI and HDMI interface ESD and overcurrent protection

# 5. Limiting values

Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

Symbol	Parameter	Conditions	Min	Max	Unit
V <sub>CC(5V0)</sub>	supply voltage (5.0 V)		GND - 0.5	6.5	V
VI	input voltage	I/O pins	GND - 0.5	5.5	V
V <sub>ESD</sub>	electrostatic discharge	IEC 61000-4-2, level 4 (contact) [1]	-	±12	kV
	voltage	IEC 61000-4-2, level 1 (contact) [2]	-	±2	kV
P <sub>tot</sub> total power dissipation		DDC operating at 100 kHz; CEC operating at 1 kHz; 50 % duty cycle; ACTIVE = HIGH	-	50	mW
		DDC and CEC bus in idle mode; ACTIVE = HIGH	-	3.0	mW
		DDC and CEC bus in idle mode; ACTIVE = LOW	-	1.2	mW
T <sub>amb</sub>	ambient temperature		-25	+85	°C
T <sub>stg</sub>	storage temperature		-55	+125	°C

<sup>[1]</sup> Connector-side pins (typically denoted with '\_CON' suffix) to ground.

<sup>[2]</sup> System-side pins: CEC\_SYS, DDC\_DAT\_SYS, DDC\_CLK\_SYS, HOTPLUG\_CTRL, ACTIVE, V<sub>CC(SYS)</sub> and V<sub>CC(5V0)</sub>.

#### DVI and HDMI interface ESD and overcurrent protection

## 6. Static characteristics

#### Table 4. Supplies

 $T_{amb} = -25$  °C to +85 °C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>CC(5V0)</sub>	supply voltage (5.0 V)		4.5	5.0	6.5	V
V <sub>(HDMI_5V0_CON)</sub>	voltage on pin HDMI_5V0_CON	[1]	4.5	5.0	6.5	V
V <sub>CC(SYS)</sub>	system supply voltage		1.1	3.3	3.63	V

<sup>[1]</sup> HDMI\_5V0\_CON is used as supply in case ENABLE\_LDO is inactive and  $V_{CC(5V0)}$  is unavailable or lower than HDMI\_5V0\_CON.

#### Table 5. TMDS protection circuit

 $T_{amb} = -25$  °C to +85 °C unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
TMDS chan	nel						
Z <sub>i(dif)</sub>	differential input impedance	TDR measured; t <sub>r</sub> = 200 ps		90	100	110	Ω
C <sub>eff</sub>	effective capacitance	equivalent shunt capacitance for TDR minimum; $t_r = 200 \text{ ps}$	[1][2]	-	0.6	-	pF
Protection of	liode						
$V_{BRzd}$	Zener diode breakdown voltage	I = 1.0 mA		6.0	-	9.0	V
r <sub>dyn</sub>	dynamic resistance	surge; I = 1.0 A; IEC 61000-4-5/9					
		positive transient		-	1.0	-	Ω
		negative transient		-	1.0	-	Ω
		TLP	[3]				
		positive transient		-	1.0	-	Ω
		negative transient		-	1.0	-	Ω
I <sub>bck</sub>	back current	V <sub>CC(5V0)</sub> < V <sub>ch(TMDS)</sub>	[4][5]	-	0.1	1.0	μΑ
I <sub>LR</sub>	reverse leakage current	V <sub>I</sub> = 3.0 V		-	1.0	-	μΑ
V <sub>F</sub>	forward voltage			-	0.7	-	V
V <sub>CL(ch)trt(pos)</sub>	positive transient channel clamping voltage	100 ns TLP; 50 $\Omega$ pulser at 50 ns		-	8.0	-	V

<sup>[1]</sup> This parameter is guaranteed by design.

#### [4] Signal pins:

 $\label{eq:tmds_down} \begin{tabular}{ll} TMDS\_D0+\_CON, TMDS\_D1+\_CON, TMDS\_D1+\_CON, TMDS\_D2+\_CON, TMDS\_D2+\_CON, TMDS\_D2+\_CON, TMDS\_CK+\_CON, TMDS\_CCN, TMDS\_CK+\_CON, TMDS\_CK+\_CON, TMDS\_CK+\_CON, TMDS\_CK+\_CON, TMDS\_$ 

TMDS\_D0+\_SYS, TMDS\_D0-\_SYS, TMDS\_D1+\_SYS, TMDS\_D1-\_SYS, TMDS\_D2+\_SYS, TMDS\_D2-\_SYS, TMDS\_CK+\_SYS and TMDS\_CK-\_SYS.

[5] Backdrive current from TMDS\_x\_SYS and TMDS\_x\_CON pins to local V<sub>CC(5V0)</sub> bias rail at power-down. Device does not block backdrive current leakage through the device to/from ASIC I/O pins connected to TMDS\_x\_SYS pins.

<sup>[2]</sup> Capacitive dip at HDMI Time Domain Reflectometer (TDR) measurement conditions.

<sup>[3]</sup> ANSI-ESD SP5.5.1-2004, ESD sensitivity testing Transmission Line Pulse (TLP) component level method 50 TDR.

#### **DVI and HDMI interface ESD and overcurrent protection**

Table 6. HDMI\_5V0\_CON

 $T_{amb}$  = -25 °C to +85 °C unless otherwise specified.

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
r <sub>dyn</sub>	dynamic resistance	TLP	[1]				
		positive transient		-	1.0	-	Ω
		negative transient		-	1.0	-	Ω
$V_{CL}$	clamping voltage	100 ns TLP; 50 $\Omega$ pulser at 50 ns		-	8	-	V
I <sub>I(max)</sub>	maximum input current	$V_{(HDMI_5V0_CON)} = 5.3 \text{ V}$		-	-	50	mA
I <sub>bck</sub>	back current	$V_{CC(5V0)} < V_{(HDMI\_5V0\_CON)}$	[2]	-	-	10	μΑ

<sup>[1]</sup> ANSI-ESD SP5.5.1-2004, ESD sensitivity testing TLP component level method 50 TDR.

Table 7. Static characteristics

 $T_{amb}$  = -25 °C to +85 °C unless otherwise specified.

Parameter	Conditions	Min	Тур	Max	Unit
C_CON; DDC_DAT_CON[1]					
HIGH-level input voltage		$V_{\text{(HDMI\_5V0\_CON)}}$	-	6.5	V
LOW-level input voltage		-0.5	-	$0.3 \times V_{(HDMI\_5V0\_CON)}$	V
HIGH-level output voltage	[2]	V <sub>(HDMI_5V0_CON)</sub> - 0.02	-	V <sub>(HDMI_5V0_CON)</sub> + 0.02	V
LOW-level output voltage	internal pull-up and external sink	-	100	200	mV
input clamping voltage	$I_I = -18 \text{ mA}$	-	-	-1.0	V
input/output capacitance	$V_{CC(5V0)} = 5.0 \text{ V};$ [2][3] $V_{CC(SYS)} = 3.3 \text{ V};$ ACTIVE = HIGH	-	8.0	10	pF
pull-up resistance		42.3	47	51.7	kΩ
K_SYS; DDC_DAT_SYS[1][4				'	
HIGH-level input voltage	$V_{CC(SYS)} = 1.2 \text{ V}$	310	-	-	mV
	V <sub>CC(SYS)</sub> = 1.8 V	450	-	-	mV
	$V_{CC(SYS)} = 2.5 \text{ V}$	620	-	-	mV
	$V_{CC(SYS)} = 3.3 \text{ V}$	760	-	-	mV
LOW-level input voltage	$V_{CC(SYS)} = 1.2 \text{ V}$	-	-	240	mV
	$V_{CC(SYS)} = 1.8 \text{ V}$	-	-	330	mV
	$V_{CC(SYS)} = 2.5 \text{ V}$	-	-	370	mV
	$V_{CC(SYS)} = 3.3 \text{ V}$	-	-	390	mV
HIGH-level output voltage	[2]	$0.8 \times V_{CC(SYS)}$	-	$V_{CC(SYS)} + 0.02$	V
LOW-level output voltage	$V_{CC(SYS)} = 1.2 \text{ V}$	-	330	340	mV
	$V_{CC(SYS)} = 1.8 \text{ V}$	-	490	500	mV
	$V_{CC(SYS)} = 2.5 \text{ V}$	-	640	690	mV
	$V_{CC(SYS)} = 3.3 \text{ V}$	-	685	790	mV
input clamping voltage	$I_I = -18 \text{ mA}$	-	-	-1.0	V
	HIGH-level input voltage  LOW-level input voltage  HIGH-level output voltage  LOW-level output voltage  input clamping voltage input/output capacitance  pull-up resistance  SYS; DDC_DAT_SYS[1][4]  HIGH-level input voltage  LOW-level input voltage  LOW-level output voltage		$ \begin{array}{c cccc} \textbf{CON; DDC\_DAT\_CON[J]} \\ \hline \textbf{HIGH-level input voltage} & 0.5 \times \\ V_{(HDMI\_5V0\_CON)} \\ \hline \textbf{LOW-level input voltage} & -0.5 \\ \hline \\ \textbf{HIGH-level output voltage} & [2] & V_{(HDMI\_5V0\_CON)} \\ \hline \textbf{LOW-level output voltage} & internal pull-up and external sink} & - \\ \hline \textbf{input clamping voltage} & \textbf{I}_1 = -18 \text{ mA} & - \\ \hline \textbf{input/output capacitance} & V_{CC(5V0)} = 5.0 \text{ V;} \\ V_{CC(SYS)} = 3.3 \text{ V;} \\ \textbf{ACTIVE} = \textbf{HIGH} & 42.3 \\ \hline \textbf{SYS; DDC\_DAT\_SYS[J][4]} \\ \hline \textbf{HIGH-level input voltage} & V_{CC(SYS)} = 1.2 \text{ V} & 310 \\ \hline V_{CC(SYS)} = 2.5 \text{ V} & 620 \\ \hline V_{CC(SYS)} = 3.3 \text{ V} & 760 \\ \hline \textbf{LOW-level input voltage} & V_{CC(SYS)} = 1.2 \text{ V} & - \\ \hline V_{CC(SYS)} = 2.5 \text{ V} & - \\ \hline V_{CC(SYS)} = 2.5 \text{ V} & - \\ \hline V_{CC(SYS)} = 3.3 \text{ V} & - \\ \hline V_{CC(SYS)} = 3.3 \text{ V} & - \\ \hline V_{CC(SYS)} = 3.3 \text{ V} & - \\ \hline V_{CC(SYS)} = 1.8 \text{ V} & - \\ \hline V_{CC(SYS)} = 1.8 \text{ V} & - \\ \hline V_{CC(SYS)} = 1.8 \text{ V} & - \\ \hline V_{CC(SYS)} = 1.8 \text{ V} & - \\ \hline V_{CC(SYS)} = 2.5 \text{ V} & - \\ \hline V_{CC(SYS)} = 3.3 \text{ V} & - \\ \hline \hline \textbf{V}_{CC(SYS)} = 3.3 \text{ V} & - \\ \hline \textbf{V}_{CC(SYS)} = 3.3 \text{ V} & - \\ \hline \textbf{V}_{CC(SYS)} = 3.3 \text{ V} & - \\ \hline \textbf{V}_{CC(SYS)} = 3.3 \text{ V} & - \\ \hline \textbf{V}_{CC(SYS)} = 3.3 \text{ V} & - \\ \hline \textbf{V}_{CC(SYS)} = 3.3 \text{ V} & - \\ \hline \textbf{V}_{CC(SYS)} = 3.3 \text{ V} & - \\ \hline \textbf{V}_{CC(SYS)} = 3.3 \text{ V} & - \\ \hline \textbf{V}_{C$	HIGH-level input voltage	HIGH-level input voltage

 $<sup>[2] \</sup>quad I_{bck} \ defines \ the \ current \ that \ flows \ from \ the \ V_{CC(5V0)} \ pin \ into \ the \ system \ supply. \ This \ parameter \ is \ guaranteed \ by \ design.$ 

## **DVI and HDMI interface ESD and overcurrent protection**

 Table 7.
 Static characteristics ...continued

 $T_{amb}$  = -25 °C to +85 °C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
C <sub>IO</sub>	input/output capacitance	$\begin{split} &V_{CC(5V0)} = 0 \text{ V;} \\ &V_{CC(SYS)} = 0 \text{ V;} \\ &V_{bias} = 2.5 \text{ V;} \\ &AC \text{ input} = 3.5 \text{ V}_{(p\text{-}p)}; \\ &f = 100 \text{ kHz} \end{split}$	-	6.0	8.0	pF
R <sub>pu</sub>	pull-up resistance		3.2	3.65	4.1	kΩ
CEC_COI	V[1]					
$V_{IH}$	HIGH-level input voltage		2.0	-	-	V
$V_{IL}$	LOW-level input voltage		-	-	0.80	V
V <sub>OH</sub>	HIGH-level output voltage		2.88	3.3	3.63	V
$V_{OL}$	LOW-level output voltage	$I_{OL} = 1.5 \text{ mA}$	-	100	200	mV
C <sub>IO</sub>	input/output capacitance	$\begin{split} &V_{CC(5V0)} = 0 \text{ V;} \\ &V_{CC(5YS)} = 0 \text{ V;} \\ &V_{bias} = 1.65 \text{ V;} \\ &AC \text{ input} = 2.5 \text{ V}_{(p\text{-}p)}; \\ &f = 100 \text{ kHz} \end{split}$	-	8.0	10	pF
R <sub>pu</sub>	pull-up resistance		23.4	26.0	28.6	kΩ
I <sub>leak(CEC)</sub>	CEC leakage current	$V_{CC(5V0)} = 0 \text{ V};$ $V_{CC(SYS)} = 0 \text{ V};$ CEC_CON connected to 3.63 V via 27 k $\Omega$	-	-	0.1	μА
CEC_SYS	<u>[1][4]</u>			'		
V <sub>IH</sub>	HIGH-level input voltage	$V_{CC(SYS)} = 1.2 \text{ V}$	310	-	-	mV
		V <sub>CC(SYS)</sub> = 1.8 V	450	-	-	mV
		$V_{CC(SYS)} = 2.5 \text{ V}$	620	-	-	mV
		$V_{CC(SYS)} = 3.3 \text{ V}$	760	-	-	mV
$V_{IL}$	LOW-level input voltage	$V_{CC(SYS)} = 1.2 \text{ V}$	-	-	240	mV
		$V_{CC(SYS)} = 1.8 \text{ V}$	-	-	330	mV
		$V_{CC(SYS)} = 2.5 \text{ V}$	-	-	370	mV
		$V_{CC(SYS)} = 3.3 \text{ V}$	-	-	390	mV
$V_{OH}$	HIGH-level output voltage	[2]	$0.8 \times V_{CC(SYS)}$	-	$V_{CC(SYS)} + 0.02$	V
$V_{OL}$	LOW-level output voltage	$V_{CC(SYS)} = 1.2 \text{ V}$	-	330	340	mV
		$V_{CC(SYS)} = 1.8 \text{ V}$	-	490	500	mV
		$V_{CC(SYS)} = 2.5 \text{ V}$	-	640	690	mV
		$V_{CC(SYS)} = 3.3 \text{ V}$	-	675	770	mV
C <sub>IO</sub>	input/output capacitance	$\begin{split} &V_{CC(5V0)} = 0 \text{ V;} \\ &V_{CC(SYS)} = 0 \text{ V;} \\ &V_{bias} = 1.65 \text{ V;} \\ &AC \text{ input} = 2.5 \text{ V}_{(p\text{-}p)}; \\ &f = 100 \text{ kHz} \end{split}$	-	6.0	7.0	pF
R <sub>pu</sub>	pull-up resistance		8.5	10	11.5	kΩ

#### **DVI and HDMI interface ESD and overcurrent protection**

Table 7. Static characteristics ... continued

 $T_{amb}$  = -25 °C to +85 °C unless otherwise specified.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
HOTPLU	G_CON; UTILITY_CON[1]			'		
V <sub>OH</sub>	HIGH-level output voltage		3.6	4	4.4	V
$V_{OL}$	LOW-level output voltage		-	-	0.4	V
R <sub>O</sub>	output resistance		0.8	1.0	1.2	kΩ
C <sub>O</sub>	output capacitance	$\begin{split} &V_{CC(5V0)} = 0 \text{ V;} \\ &V_{CC(SYS)} = 0 \text{ V;} \\ &V_{bias} = 2.5 \text{ V;} \\ &AC \text{ input} = 3.5 \text{ V}_{(p-p)}; \\ &f = 100 \text{ kHz} \end{split}$	-	8.0	10	pF
HOTPLUC	G_CTRL[1]		-!	-	-	
V <sub>IH</sub>	HIGH-level input voltage	HIGH = hot plug on [5]	1.0	-	-	V
$V_{IL}$	LOW-level input voltage	LOW = hot plug off [5]	-	-	0.4	V
R <sub>pd</sub>	pull-down resistance		60	100	140	kΩ
Ci	input capacitance	$\begin{split} &V_{CC(5V0)} = 0 \text{ V;} \\ &V_{CC(SYS)} = 0 \text{ V;} \\ &V_{bias} = 2.5 \text{ V;} \\ &AC \text{ input} = 3.5 \text{ V}_{(p-p)}; \\ &f = 100 \text{ kHz} \end{split}$	-	6.0	7.0	pF

- [1] The device is active if the input voltage at pin ACTIVE is above the HIGH level.
- [2] This parameter is guaranteed by design.
- [3] Capacitive load measured at power-on.
- [4] No external pull-up resistor attached.
- [5] See Section 9.7 for details on the hot plug functionality.

Table 8. Power management

 $V_{CC(SYS)} = 1.10 \text{ V to } 3.63 \text{ V; } V_{CC(5V0)} = 4.5 \text{ V to } 6.5 \text{ V; } GND = 0 \text{ V; } T_{amb} = -25 \text{ °C to } +85 \text{ °C unless otherwise specified.}$ 

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
System si	de: input pin ACTIVE[1]					,	
V <sub>IH</sub>	HIGH-level input voltage	HIGH = active	[2]	1.0	-	-	V
V <sub>IL</sub>	LOW-level input voltage	LOW = standby	[3]	-	-	0.4	V
R <sub>pd</sub>	pull-down resistance				680		kΩ
Ci	input capacitance	$V_I = 3 V \text{ or } 0 V$	<u>[4]</u>	-	6	7	pF
System sid	de: input pin ENABLE_LDO					,	
V <sub>IH</sub>	HIGH-level input voltage			1.0	-	-	V
V <sub>IL</sub>	LOW-level input voltage			-	-	0.4	V
R <sub>pu</sub>	pull-up resistance				680		kΩ
Ci	input capacitance	$V_I = 3 V \text{ or } 0 V$	<u>[4]</u>	-	6	7	pF

- [1] The ACTIVE pin should be connected permanently to  $V_{CC(5V0)}$  or  $V_{CC(SYS)}$  if no enable control is needed.
- [2] DDC buffers, Hot Plug Detect (HPD) driver, utility bias and HDMI\_5V0\_CON out enabled; CEC buffer enabled.
- [3] DDC buffers, HPD driver, utility bias and HDMI\_5V0\_CON out disabled; CEC buffer enabled.
- [4] This parameter is guaranteed by design.

# DVI and HDMI interface ESD and overcurrent protection


# 7. Dynamic characteristics

Table 9. Dynamic characteristics


 $V_{CC(5V0)} = 5.0 \text{ V}; V_{CC(SYS)} = 1.8 \text{ V}; \text{GND} = 0 \text{ V}; T_{amb} = -25 ^{\circ}\text{C} \text{ to } +85 ^{\circ}\text{C} \text{ unless otherwise specified.}$ 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
DDC_DAT_	SYS, DDC_CLK_SYS, DDC_DAT_0	CON, DDC_CLK_CON[1]		'		
t <sub>PLH</sub>	LOW to HIGH propagation delay	system side to connector side Figure 16	-	80	-	ns
t <sub>PHL</sub>	HIGH to LOW propagation delay	system side to connector side Figure 16	-	60	-	ns
t <sub>PLH</sub>	LOW to HIGH propagation delay	connector side to system side Figure 17	-	120	-	ns
t <sub>PHL</sub>	HIGH to LOW propagation delay	connector side to system side Figure 17	-	80	-	ns
t <sub>TLH</sub>	LOW to HIGH transition time	connector side Figure 18	-	150	-	ns
t <sub>THL</sub>	HIGH to LOW transition time	connector side Figure 18	-	100	-	ns
t <sub>TLH</sub>	LOW to HIGH transition time	system side Figure 19	-	250	-	ns
t <sub>THL</sub>	HIGH to LOW transition time	system side Figure 19	-	80	-	ns

[1] All dynamic measurements are done with a 75 pF load. Rise times on system side are determined only by internal pull-up resistors. Rise times on connector side are determined by external 1.5 kΩ and internal pull-up resistors.




#### **DVI and HDMI interface ESD and overcurrent protection**



- (1) Sdd21
- (2) Scc21

Normalized to 100  $\Omega$ ; differential pairs at signal pins.


Fig 4. Mixed-mode differential and common-mode insertion loss; typical values



- (1) Sdd21; Near End Crosstalk (NEXT)
- (2) Sdd21; Far End Crosstalk (FEXT) normalized to 100  $\Omega$ ; differential pairs CH1/CH2 versus CH3/CH4

Fig 5. Mixed-mode differential and common-mode NEXT / FEXT; typical values


# DVI and HDMI interface ESD and overcurrent protection



aaa-004451

227 MHz pixel clock Horizontal scale: 200 mV/div Vertical scale: 90 ps/div Offset: 42.6 mV

Fig 6. Eye diagram using IP4787CZ32 (1080p, 12 bit)




297 MHz pixel clock

Horizontal scale: 200 mV/div Vertical scale: 67.5 ps/div

Offset: 42.6 mV

Fig 7. Eye diagram using IP4787CZ32 (1080p, 16 bit)

#### **DVI and HDMI interface ESD and overcurrent protection**




148.5 MHz test frequency Horizontal scale: 53.8 ps/div Vertical scale: 200 mV/div


Measured at TP2 with worst cable emulator, reference cable equalizer and

worst case negative skew

Fig 8. Eye diagram using IP4787CZ32 (2160p, 60 Hz)




#### **DVI and HDMI interface ESD and overcurrent protection**




IEC 61000-4-5;  $t_p = 8/20 \mu s$ ; positive pulse

Fig 10. Dynamic resistance with positive clamping




IEC 61000-4-5;  $t_p = 8/20 \mu s$ ; negative pulse

Fig 11. Dynamic resistance with negative clamping



t<sub>p</sub> = 100 ns; TLP; signal pins; typical values


Fig 12. Dynamic resistance with positive clamping



 $t_p = 100 \text{ ns}$ ; TLP; signal pins; typical values


Fig 13. Dynamic resistance with negative clamping

## **DVI and HDMI interface ESD and overcurrent protection**



- (1) 5.3 V; maximum values; HDMI CTS TID 7-11
- (2) 4.8 V; minimum values; HDMI CTS TID 7-11
- (3) I = 0 mA
- (4) I = 55 mA
- (5)  $V_{CC(5V0)}$  supply input; 4.925 V to 6.5 V





- (1)  $V_{CC(5V0)} = 4.5 \text{ V}$
- (2)  $V_{CC(5V0)} = 5.0 \text{ V}$
- (3)  $V_{CC(5V0)} = 5.5 \text{ V}$
- (4)  $V_{CC(5V0)} = 6.5 \text{ V}$

Fig 15. Overcurrent limiter function (HDMI\_5V0\_CON)

#### **DVI and HDMI interface ESD and overcurrent protection**

# 8. AC waveforms

## 8.1 DDC propagation delay




Fig 16. Propagation delay DDC, DDC system side to DDC connector side




Fig 17. Propagation delay DDC, DDC connector side to DDC system side

#### **DVI and HDMI interface ESD and overcurrent protection**

## 8.2 DDC transition time




Fig 19. Transition time DDC system side

#### **DVI and HDMI interface ESD and overcurrent protection**

# 9. Application information


#### 9.1 HDMI connector side ESD protection

All pins directly interfacing with the HDMI connector provide up to 12 kV contact ESD protection according to IEC 61000-4-2, exceeding level 4. In order to utilize the full scope of this protection it is recommended to connect all connector side pins to the HDMI connector.

#### 9.2 TMDS ESD protection concept

To protect the TMDS lines and also to comply with the impedance requirements of the HDMI specification, the IP4787CZ32 provides ESD protection with matched TLC ESD structures. Typical Dual Rail Clamp (DRC) or rail-to-rail shunt structures are common for low-capacitance ESD protection (Figure 20; left side) where the dominant factor for the TMDS line impedance dip is determined by the capacitive load to ground. Parasitic lead inductances of the packaging in this case work against the ESD clamping performance by including the  $\Delta I/\Delta t$  reactance of the inductance into the path of the ESD shunt.

The IP4787CZ32 utilizes these inherent inductances in series with the transmission line in order to present an effective capacitive load of roughly only 0.7 pF. This TLC structure minimizes the capacitive dip, for ideal signal integrity (Figure 20; right side) without complicated PCB pre-compensation. As a beneficial side effect, this enhances the ESD performance of the device as well, since the reactance of the series inductance attenuates the fast initial peak of the ESD pulse for a lower residual pulse delivered to the Application Specific Integrated Circuit (ASIC).



#### **DVI and HDMI interface ESD and overcurrent protection**

#### 9.3 Operating and standby modes

The operating mode of IP4787CZ32 depends on the availability of the  $V_{\text{CC}(5V0)}$  and  $V_{\text{CC}(SYS)}$  supply voltages and on the state of the ACTIVE input signal. Without availability of both supplies, IP4787CZ32 is in Standby mode. As soon as  $V_{\text{CC}(5V0)}$  and  $V_{\text{CC}(SYS)}$  are within the range specified in Section 6, the part is in an operating mode that can be controlled via the ACTIVE input signal. In case ACTIVE is LOW, only the CEC buffer is active and enabled to receive or send CEC commands. All other outputs are in a high-ohmic state. A HIGH input signal enables all parts of IP4787CZ32 and puts the device into full operating mode.

Table 10. IP4787CZ32 operating modes

V <sub>CC(SYS)</sub>	V <sub>CC(5V0)</sub>	ACTIVE[1]	Mode	Description
< 1.1 V	< 4.5 V	Χ	Standby mode	all outputs high-ohmic
≥ 1.1 V	≥ 4.5 V	L	CEC Standby mode	CEC circuit active; all other outputs high-ohmic
		Н	full operating mode	all functional blocks active

[1] X = Don't care (either LOW or HIGH level); L = LOW-level input; H = HIGH-level input

If no CEC Standby mode is required, or if no special Power-down modes are desired, the ACTIVE pin can be pulled HIGH to  $V_{CC(5V0)}$  or  $V_{CC(SYS)}$  for continuous HDMI and CEC operation as soon as the supplies are aviailable.

Strapping the ACTIVE =  $V_{CC(SYS)} = V_{DD}$  of ASIC guarantees that all interface signals ending with the suffix '\_SYS' on the system side are disabled when  $V_{CC(SYS)}$  goes LOW, protecting the ASIC I/O signals from exceeding its local  $V_{DD}$ . In this mode, even if  $V_{CC(5V0)}$  is powered, HDMI\_5V0\_CON goes active and hot plug events can be detected only when the ASIC power supply rail is on.


Strapping ACTIVE =  $V_{CC(5V0)}$  is the most basic configuration where the buffers are enabled whenever the local  $V_{CC(5V0)}$  and  $V_{CC(SYS)}$  supplies reach minimum operating levels.


#### **DVI and HDMI interface ESD and overcurrent protection**

#### 9.4 DDC circuit

The DDC bus circuit integrates all required pull-ups, and provides full capacitive decoupling between the HDMI connector and the DDC bus lines on the PCB. The capacitive decoupling ensures that the maximum capacitive load is well within the 50 pF maximum of the HDMI specification. No external pull-ups or pull-downs are required.

The bidirectional buffers support high-capacitive load on the HDMI cable-side. Various non-compliant but prevalent low-cost cables have been observed with a capacitive load of up to 6 nF on the DDC lines, far exceeding the 700 pF HDMI limit. The IP4787CZ32 can easily decouple this from the weaker ASIC I/O buffers, and drive the rogue cable successfully.





- (1) Valid  $I^2C$  signaling example on the cable (connector side) from 5 V (HIGH) to approximately 1 V (LOW).
- $(2) \quad \text{Valid logic-level signaling example to the ASIC (system side) from 1.8 V (HIGH) to approximately 0.5 V (LOW). } \\$

Fig 22. DDC level shifting waveform example


#### DVI and HDMI interface ESD and overcurrent protection

#### 9.5 CEC circuit

The logical multidrop topology of the CEC bus can include complex physical stubs, loading cables, and interconnects that may deteriorate signal quality. The IP4787CZ32 includes a full bidirectional buffer to drive the CEC bus and isolate the CEC microcontroller or ASIC General-Purpose Input/Output (GPIO).

The CEC buffer derives power from an on-board 3.3 V regulator from the 5 V power domain (see <u>Figure 23</u>). This allows extensive system power management configurations and guarantees an HDMI-compliant  $V_{(CEC\_CON)}$  on the connector, as well as a backdrive-protected 125  $\mu$ A nominal CEC pull-up which does not degrade the bus when powered down.

By placing the CEC microcontroller and either  $V_{CC(5V0)}$  or HDMI\_5V\_CON input on a 5 V rail as shown in Figure 28, the CEC microcontroller can communicate over CEC for power commands, and then enable the HDMI port via the ACTIVE pin, as well as the rest of the system as needed.




#### **DVI and HDMI interface ESD and overcurrent protection**

## 9.6 Logic low I<sup>2</sup>C voltage shifter

The DDC buffers provide an additional feature commonly required for high-integration HDMI ASICs which are limited to CMOS or LVTTL LOW-level input voltage ( $V_{IL}$ ) on their available I/O buffer cells. These I/Os are not strictly compliant with the 0.3  $V_{DD}$  threshold voltage levels of I<sup>2</sup>C and may miss intended logic LOW levels on the cable between 0.8 V and 1.5 V (typical values).

This feature is also included in the CEC buffer thus allowing standard I/O buffer cells to be used in ASICs and microcontrollers connected to CEC SYS.



- (1)  $V_{OL\_CEC(max)}$  maximum output voltage driven to system (ASIC) side when CEC is logic LOW
- (2) V<sub>OL\_DDC(max)</sub> maximum output voltage driven to system (ASIC) side when DDC is logic LOW
- (3)  $V_{IL(max)}$  maximum input voltage on system (ASIC) side to drive DDC or CEC logic LOW
- (4)  $V_{IH(min)}$  minimum input voltage on system (ASIC) side to drive DDC or CEC logic HIGH

Fig 24. Logic voltage thresholds as a function of supply voltage; on connector (HDMI) side


#### **DVI and HDMI interface ESD and overcurrent protection**

#### 9.7 Hot plug circuit

The IP4787CZ32 includes a hot plug drive circuit that simplifies the hot plug application. It drives an HDMI-compliant hot plug signal to the HDMI sink. By design, the hot plug drive circuit avoids glitches or short pulses on the hot plug line and is protected against shortage to the 5 V input.

In order to signal a HIGH level on the HOTPLUG\_CON output pin, the HOTPLUG\_CTRL input pin needs to be driven HIGH and a 5 V supply needs to be available on HDMI\_5V0\_CON. Driving HOTPLUG\_CTRL LOW generates a LOW-level output on the HOTPLUG\_CON pin. An integrated 100 k $\Omega$  resistor on the HOTPLUG\_CTRL pin prevents from undefined (floating) state on HOTPLUG\_CON.


In full accordance with the HDMI specification, the LOW and HIGH output levels generated on the HOTPLUG CON output always show a proper impedance of 1 k $\Omega$ .



#### 9.8 HEAC support and utility pin

In addition to the ESD protection implemented at UTILITY\_CON, IP4787CZ32 also includes a biasing output for HEAC functionality. This output buffer is closely tied to the output on the HOTPLUG\_CON pin. A LOW-level output signal on HOTPLUG\_CON also causes a low output on UTILITY\_CON and a HIGH level on HOTPLUG\_CON results in an identical high output on UTILITY\_CON.

As for HOTPLUG\_CON, the LOW and HIGH output levels generated on the UTILITY CON output always show an impedance of 1  $k\Omega$ .



IP4787CZ32