# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# ne<mark>x</mark>peria

#### Important notice

Dear Customer,

On 7 February 2017 the former NXP Standard Product business became a new company with the tradename **Nexperia**. Nexperia is an industry leading supplier of Discrete, Logic and PowerMOS semiconductors with its focus on the automotive, industrial, computing, consumer and wearable application markets

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Instead of <u>http://www.nxp.com</u>, <u>http://www.philips.com/</u> or <u>http://www.semiconductors.philips.com/</u>, use <u>http://www.nexperia.com</u>

Instead of sales.addresses@www.nxp.com or sales.addresses@www.semiconductors.philips.com, use **salesaddresses@nexperia.com** (email)

Replace the copyright notice at the bottom of each page or elsewhere in the document, depending on the version, as shown below:

- © NXP N.V. (year). All rights reserved or © Koninklijke Philips Electronics N.V. (year). All rights reserved

Should be replaced with:

- © Nexperia B.V. (year). All rights reserved.

If you have any questions related to the data sheet, please contact our nearest sales office via e-mail or telephone (details via **salesaddresses@nexperia.com**). Thank you for your cooperation and understanding,

Kind regards,

Team Nexperia



DVI and HDMI interface ESD and overcurrent protection, DDC/CEC buffering, hot plug detect and backdrive protection

Rev. 2 — 24 November 2014

**Product data sheet** 

## 1. Product profile

### 1.1 General description

The IP4788CZ32 is designed to protect High-Definition Multimedia Interface (HDMI) transmitter host interfaces. It includes HDMI 5 V overcurrent / overvoltage protection, Display Data Channel (DDC) buffering and decoupling, hot plug detect, backdrive protection, Consumer Electronic Control (CEC) buffering and decoupling, and  $\pm$ 14 kV contact ElectroStatic Discharge (ESD) protection for all external I/Os, far exceeding the IEC 61000-4-2, level 4 standard.

The IP4788CZ32 incorporates Transmission Line Clamping (TLC) technology on the high-speed Transition Minimized Differential Signaling (TMDS) lines to simplify routing and help reducing impedance discontinuities. All TMDS lines are protected by an impedance-matched diode configuration that minimizes impedance discontinuities caused by typical shunt diodes.

The enhanced 60 mA overcurrent / overvoltage linear regulator guarantees HDMI-compliant 5 V output voltage levels with up to 6.5 V inputs.

The DDC lines use a new buffering concept which decouples the internal capacitive load from the external capacitive load for use with standard Complementary Metal Oxide Semiconductor (CMOS) or Low Voltage Transistor-Transistor Logic (LVTTL) I/O cells down to 1.8 V. This buffering also redrives the DDC and CEC signals, allowing the use of longer or cheaper HDMI cables with a higher capacitance. The internal hot plug detect module simplifies the application of the HDMI transmitter to control the hot plug signal.

All lines provide appropriate integrated pull-ups and pull-downs for HDMI compliance and backdrive protection to guarantee that HDMI interface signals are not pulled down when the system is powered down or enters Standby mode. Only a single external capacitor is required for operation.

### **1.2 Features and benefits**

- HDMI 2.0 and all backward compatible standards are supported
- 6.0 Gbps TMDS Bit Rate (600 Mcsc TMDS Character Rate) compatible
- Supports Ultra High-Definition (UHD) 4K (2160p) 60 Hz display modes
- Impedance matched 100 Ω differential transmission line ESD protection for TMDS lines (±10 Ω). No Printed-Circuit Board (PCB) pre-compensation required
- Simplified flow-through routing utilizing less overall PCB space
- DDC capacitive decoupling between system side and HDMI connector side and buffering to drive cable with high capacitive load (> 700 pF/25 m)




#### DVI and HDMI interface ESD and overcurrent protection

- All external I/O lines with ESD protection of at least ±14 kV, exceeding the IEC 61000-4-2, level 4 standard
- Hot plug detect module
- CEC buffering and isolation, with integrated backdrive-protected 26 kΩ pull-up
- Robust ESD protection without degradation after repeated ESD strikes
- Highest integration in a small footprint, PCB level, optimized RF routing, 32-pin HVQFN leadless package

### **1.3 Applications**

- The IP4788CZ32 can be used for a wide range of HDMI source devices, consumer and computing electronics:
  - High-Definition (HD) and Standard-Definition (SD) Blu-ray and DVD players
  - Set-top box
  - PC graphic card
  - Game console
  - HDMI picture performance quality enhancer module
  - Digital Visual Interface (DVI)

### 2. Pinning information



### 2.1 Pinning

IP4788CZ32

#### DVI and HDMI interface ESD and overcurrent protection

## 2.2 Pin description


| Table 1. Pi | n description        |  |
|-------------|----------------------|--|
| Pin         | Name                 | Description  |
| 1           | TMDS_D2+_SYS         | TMDS to ASIC inside system                                 |
| 2           | TMDS_D2SYS           | TMDS to ASIC inside system                                 |
| 3           | TMDS_D1+_SYS         | TMDS to ASIC inside system                                 |
| 4           | TMDS_D1SYS           | TMDS to ASIC inside system                                 |
| 5           | TMDS_D0+_SYS         | TMDS to ASIC inside system                                 |
| 6           | TMDS_D0SYS           | TMDS to ASIC inside system                                 |
| 7           | TMDS_CK+_SYS         | TMDS to ASIC inside system                                 |
| 8           | TMDS_CKSYS           | TMDS to ASIC inside system                                 |
| 9           | DDC_CLK_SYS          | DDC clock system side                                      |
| 10          | DDC_DAT_SYS          | DDC data system side                                       |
| 11          | V <sub>CC(5V0)</sub> | 5 V supply input   |
| 12          | HOTPLUG_DET_CON      | hot plug detect connector side                             |
| 13          | HDMI_5V0_CON         | 5 V overcurrent out to connector                           |
| 14          | DDC_DAT_CON          | DDC data connector side                                    |
| 15          | DDC_CLK_CON          | DDC clock connector side                                   |
| 16          | UTILITY_CON          | utility line ESD protection                                |
| 17          | TMDS_CKCON           | TMDS ESD protection to connector                           |
| 18          | TMDS_CK+_CON         | TMDS ESD protection to connector                           |
| 19          | TMDS_D0CON           | TMDS ESD protection to connector                           |
| 20          | TMDS_D0+_CON         | TMDS ESD protection to connector                           |
| 21          | TMDS_D1CON           | TMDS ESD protection to connector                           |
| 22          | TMDS_D1+_CON         | TMDS ESD protection to connector                           |
| 23          | TMDS_D2CON           | TMDS ESD protection to connector                           |
| 24          | TMDS_D2+_CON         | TMDS ESD protection to connector                           |
| 25          | CEC_CON              | CEC signal connector side                                  |
| 26          | ESD_BYPASS           | ESD bias voltage   |
| 27          | V <sub>CC(SYS)</sub> | supply voltage for level shifting                          |
| 28          | CEC_STBY             | Standby mode control (LOW for lowest power, CEC-only mode) |
| 29          | CEC_SYS              | CEC I/O signal system side                                 |
| 30          | n.c.                 | not connected  |
| 31          | n.c.                 | not connected  |
| 32          | HOTPLUG_DET_SYS      | hot plug detect system side                                |
| ground pad  | GND                  | ground   |

# 3. Ordering information

| Table 2. Ord | ering informat | ion   |          |
|--------------|----------------|---|----------|
| Type number  | Package        |   |          |
|              | Name           | Description   | Version  |
| P4788CZ32    |                | plastic thermal enhanced very thin quad flat package;<br>no leads; 32 terminals; body $5 \times 5 \times 0.85$ mm | SOT617-3 |

#### **DVI and HDMI interface ESD and overcurrent protection**

# 4. Functional diagram



## 5. Limiting values

#### Table 3. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

| Symbol               | Parameter               | Conditions  |        | Min       | Max  | Unit |
|----------------------|-------------------------|---|--------|-----------|------|------|
| V <sub>CC(5V0)</sub> | supply voltage (5.0 V)  |   |        | GND – 0.5 | 6.5  | V    |
| VI                   | input voltage           | I/O pins  |        | GND – 0.5 | 5.5  | V    |
| V <sub>ESD</sub>     | electrostatic discharge | IEC 61000-4-2, level 4 (contact)  | [1][2] | -         | ±14  | kV   |
|                      | voltage                 | IEC 61000-4-2, level 1 (contact)  | [3]    | -         | ±2   | kV   |
| P <sub>tot</sub>     | total power dissipation | DDC operating at 100 kHz;<br>CEC operating at 1 kHz;<br>50 % duty cycle; CEC_STBY = HIGH;<br>no current at HDMI_5V0_CON |        | -         | 50   | mW   |
|                      |                         | DDC and CEC bus in idle mode;<br>CEC_STBY = HIGH;<br>no current at HDMI_5V0_CON   |        | -         | 3.0  | mW   |
|                      |                         | DDC and CEC bus in idle mode;<br>CEC_STBY = LOW   |        | -         | 1.0  | mW   |
| T <sub>amb</sub>     | ambient temperature     |   |        | -25       | +85  | °C   |
| T <sub>stg</sub>     | storage temperature     |   |        | -55       | +125 | °C   |

[1] Connector-side pins (typically denoted with "\_CON" suffix) to ground.

[2] Device is qualified with contact discharge pulses of ±14 kV according to the IEC 61000-4-2 model and far exceeds the specified level 4 (8 kV contact discharge).

[3] System-side pins: CEC\_SYS, DDC\_DAT\_SYS, DDC\_CLK\_SYS, HOTPLUG\_DET\_SYS, CEC\_STBY, V<sub>CC(SYS)</sub> and V<sub>CC(5V0)</sub>.

## 6. Static characteristics

#### Table 4.Supplies

 $T_{amb} = -25 \ ^{\circ}C \ to +85 \ ^{\circ}C \ unless \ otherwise \ specified.$ 

| Symbol               | Parameter              | Conditions | Min  | Тур | Max | Unit |
|----------------------|------------------------|------------|------|-----|-----|------|
| V <sub>CC(5V0)</sub> | supply voltage (5.0 V) | [1]        | 4.5  | 5.0 | 6.5 | V    |
| V <sub>CC(SYS)</sub> | system supply voltage  |            | 1.62 | 3.3 | 5.5 | V    |

IP4788CZ32 contains a 5 V voltage regulator function for higher input voltages. Any input voltage of 4.925 V < V<sub>CC(5V0)</sub> < 6.50 V provides HDMI-compliant output levels of 4.8 V to 5.3 V on HDMI\_5V0\_CON.</li>

#### Table 5.TMDS protection circuit

 $T_{amb} = -25 \ ^{\circ}C \ to + 85 \ ^{\circ}C \ unless \ otherwise \ specified.$ 

| Symbol                      | Parameter                                      | Conditions   |               | Min | Тур | Max | Unit |
|-----------------------------|--|--|---------------|-----|-----|-----|------|
| TMDS chan                   | nel  | -  |               |     |     |     |      |
| Z <sub>i(dif)</sub>         | differential input impedance                   | TDR measured; $t_r = 200 \text{ ps}$                                 |               | 90  | 100 | 110 | Ω    |
| C <sub>eff</sub>            | effective capacitance                          | equivalent shunt capacitance for TDR minimum; $t_r = 200 \text{ ps}$ | [1][2]        | -   | 0.6 | -   | pF   |
| Protection of               | liode  |  |               |     |     |     |      |
| V <sub>BRzd</sub>           | Zener diode breakdown voltage                  | I = 1.0 mA   |               | 6.0 | -   | 9.0 | V    |
| r <sub>dyn</sub>            | dynamic resistance                             | TLP  |               |     |     |     |      |
|                             |  | positive transient   | [3]           | -   | 0.5 | -   | Ω    |
|                             |  | negative transient   | [3]           | -   | 0.4 | -   | Ω    |
| I <sub>bck</sub>            | back current                                   | $V_{CC(5V0)} < V_{ch(TMDS)}$   | <u>[4][5]</u> | -   | 0.1 | 1.0 | μA   |
| I <sub>LR</sub>             | reverse leakage current                        | V <sub>I</sub> = 3.0 V   |               | -   | 1.0 | -   | μA   |
| V <sub>F</sub>              | forward voltage                                |  |               | -   | 0.7 | -   | V    |
| V <sub>CL(ch)trt(pos)</sub> | positive transient channel<br>clamping voltage | 100 ns TLP; 50 $\Omega$ pulser at 50 ns                              |               | -   | 8.0 | -   | V    |

[1] This parameter is guaranteed by design.

- [2] Capacitive dip at HDMI Time Domain Reflectometer (TDR) measurement conditions.
- [3] ANSI-ESDSP5.5.1-2004, ESD sensitivity testing Transmission Line Pulse (TLP) component level method 50 TDR.
- [4] Signal pins:

TMDS\_D0+\_CON, TMDS\_D0-\_CON, TMDS\_D1+\_CON, TMDS\_D1-\_CON, TMDS\_D2+\_CON, TMDS\_D2-\_CON, TMDS\_CK+\_CON, TMDS\_CK-\_CON, TMDS\_D0+\_SYS, TMDS\_D1+\_SYS, TMDS\_D1-\_SYS, TMDS\_D1-\_SYS, TMDS\_D2+\_SYS, TMDS\_D2-\_SYS, TMDS\_CK+\_SYS

TMDS\_D0+\_SYS, TMDS\_D0-\_SYS, TMDS\_D1+\_SYS, TMDS\_D1-\_SYS, TMDS\_D2+\_SYS, TMDS\_D2-\_SYS, TMDS\_CK+\_SYS and TMDS\_CK-\_SYS.

[5] Backdrive current from TMDS\_x\_SYS and TMDS\_x\_CON pins to local V<sub>CC(5V0)</sub> bias rail at power-down. Device does not block backdrive current leakage through the device to/from ASIC I/O pins connected to TMDS\_x\_SYS pins.

IP4788CZ32

#### DVI and HDMI interface ESD and overcurrent protection

| Symbol              | Parameter                    | Conditions  |     | Min | Тур  | Max | Unit |
|---------------------|------------------------------|---|-----|-----|------|-----|------|
| r <sub>dyn</sub>    | dynamic resistance           | TLP   |     |     |      |     |      |
|                     |                              | positive transient  | [1] | -   | 1.0  | -   | Ω    |
|                     |                              | negative transient  | [1] | -   | 1.0  | -   | Ω    |
| V <sub>CL</sub>     | clamping voltage             | 100 ns TLP; 50 $\Omega$ pulser at 50 ns   |     | -   | 8    | -   | V    |
| I <sub>O(max)</sub> | maximum output current       | V <sub>(HDMI_5V0_CON)</sub> = 4.8 V   |     | 55  | -    | -   | mA   |
| I <sub>bck</sub>    | back current                 | $V_{CC(5V0)} < V_{(HDMI_5V0_CON)}$  |     | -   | -    | 10  | μA   |
| I <sub>O(sc)</sub>  | short-circuit output current | $V_{(HDMI_5V0_CON)} = 0 V$  |     | -   | 125  | 175 | mA   |
| V <sub>do</sub>     | dropout voltage              | $4.5 \text{ V} < \text{V}_{\text{CC}(5\text{V0})} < 4.925 \text{ V}; \text{DDC} = \text{LOW}$                             | [2] |     |      |     |      |
|                     |                              | I <sub>O</sub> = 10 mA  |     | -   | 70   | -   | mV   |
|                     |                              | l <sub>O</sub> = 55 mA  |     | -   | -    | 125 | mV   |
| V <sub>O(LDO)</sub> | LDO output voltage           | $\label{eq:loss} \begin{array}{l} I_{O} \leq 55 \text{ mA};  4.925 \ V < V_{CC(5V0)} < 6.5 \ V; \\ DDC = LOW \end{array}$ | [2] | 4.8 | 5.05 | 5.3 | V    |

#### Table 6. HDMI\_5V0\_CON

 $T_{amb} = -25 \ ^{\circ}C \ to \ +85 \ ^{\circ}\overline{C} \ unless \ otherwise \ specified.$ 

[1] ANSI-ESDSP5.5.1-2004, ESD sensitivity testing TLP component level method 50 TDR.

[2] IP4788CZ32 contains a 5 V voltage regulator function for higher input voltages. Any input voltage of 4.925 V < V<sub>CC(5V0)</sub> < 6.50 V provides HDMI-compliant output levels of 4.8 V to 5.3 V on HDMI\_5V0\_CON.</p>

#### Table 7. UTILITY\_CON

 $T_{amb} = -25 \ ^{\circ}C \ to + 85 \ ^{\circ}C \ unless \ otherwise \ specified.$ 

| Symbol           | Parameter                            | Conditions                              | Min | Тур | Max | Unit |
|------------------|--------------------------------------|---|-----|-----|-----|------|
| Supplies:        | pins $V_{CC(5V0)}$ and $V_{CC(SYS)}$ |   |     |     |     |      |
| r <sub>dyn</sub> | dynamic resistance                   | TLP                                     |     |     |     |      |
|                  |                                      | positive transient [1]                  | -   | 1.0 | -   | Ω    |
|                  |                                      | negative transient [1]                  | -   | 1.0 | -   | Ω    |
| V <sub>CL</sub>  | clamping voltage                     | 100 ns TLP; 50 $\Omega$ pulser at 50 ns | -   | 8.0 | -   | V    |
| Ci               | input capacitance                    |   | -   | 8.0 | 10  | pF   |
| R <sub>pd</sub>  | pull-down resistance                 |   | 60  | 100 | 140 | kΩ   |

[1] ANSI-ESDSP5.5.1-2004, ESD sensitivity testing TLP component level method 50 TDR.

#### DVI and HDMI interface ESD and overcurrent protection

#### Table 8. Static characteristics

 $T_{amb} = -25 \ ^{\circ}C \ to \ +85 \ ^{\circ}C \ unless \ otherwise \ specified.$ 

| Symbol          | Parameter                            | Conditions   |               | Min   | Тур  | Max  | Unit |
|-----------------|--------------------------------------|--|---------------|---|------|--|------|
| DDC buf         | fer on connector side <sup>[1]</sup> | 1  |               | I   |      |  |      |
| V <sub>IH</sub> | HIGH-level input voltage             |  |               | $\begin{array}{l} 0.5 \times \\ V_{(\text{HDMI}_5 \text{V0}_C \text{CON})} \end{array}$ | -    | 6.5  | V    |
| V <sub>IL</sub> | LOW-level input voltage              |  |               | -0.5  | -    | $\begin{array}{c} 0.3\times\\ V_{(\text{HDMI}_5\text{V0}_C\text{ON})} \end{array}$ | V    |
| V <sub>OH</sub> | HIGH-level output voltage            |  | [2]           | V <sub>(HDMI_5V0_CON)</sub><br>- 0.02   | -    | V <sub>(HDMI_5V0_CON)</sub><br>+ 0.02  | V    |
| V <sub>OL</sub> | LOW-level output voltage             | internal pull-up and external sink   |               | -   | 100  | 200  | mV   |
| V <sub>IK</sub> | input clamping voltage               | I <sub>I</sub> = -18 mA  |               | -   | -    | -1.0   | V    |
| C <sub>IO</sub> | input/output capacitance             | $\label{eq:V_CC(5V0)} \begin{array}{l} V_{CC(5V0)} = 5.0 \ V; \\ V_{CC(SYS)} = 3.3 \ V; \\ CEC\_STBY = HIGH \end{array}$ | <u>[2][3]</u> | -   | 8.0  | 10   | pF   |
| R <sub>pu</sub> | pull-up resistance                   |  |               | 1.6   | 1.8  | 2.0  | kΩ   |
| DDC buf         | fer on system side <sup>[1][4]</sup> |  |               | .1  |      |  |      |
| V <sub>IH</sub> | HIGH-level input voltage             | V <sub>CC(SYS)</sub> = 1.8 V   |               | 450   | -    | -  | mV   |
|                 |                                      | V <sub>CC(SYS)</sub> = 2.5 V   |               | 620   | -    | -  | mV   |
|                 |                                      | V <sub>CC(SYS)</sub> = 3.3 V   |               | 760   | -    | -  | mV   |
|                 |                                      | $V_{CC(SYS)} = 5.0 V$  |               | 800   | -    | -  | mV   |
| V <sub>IL</sub> | LOW-level input voltage              | V <sub>CC(SYS)</sub> = 1.8 V   |               | -   | -    | 330  | mV   |
|                 |                                      | V <sub>CC(SYS)</sub> = 2.5 V   |               | -   | -    | 380  | mV   |
|                 |                                      | $V_{CC(SYS)} = 3.3 V$  |               | -   | -    | 400  | mV   |
|                 |                                      | $V_{CC(SYS)} = 5.0 V$  |               | -   | -    | 420  | mV   |
| V <sub>OH</sub> | HIGH-level output voltage            |  | [2]           | $V_{CC(SYS)}-0.02$  | -    | $V_{CC(SYS)} + 0.02$   | V    |
| V <sub>OL</sub> | LOW-level output voltage             | V <sub>CC(SYS)</sub> = 1.8 V   |               | -   | 490  | 500  | mV   |
|                 |                                      | V <sub>CC(SYS)</sub> = 2.5 V   |               | -   | 640  | 700  | mV   |
|                 |                                      | $V_{CC(SYS)} = 3.3 V$  |               | -   | 685  | 790  | mV   |
|                 |                                      | $V_{CC(SYS)} = 5.0 V$  |               | -   | 720  | 830  | mV   |
| V <sub>IK</sub> | input clamping voltage               | I <sub>I</sub> = -18 mA  |               | -   | -    | -1.0   | V    |
| C <sub>IO</sub> | input/output capacitance             |  | [2]           | -   | 6.0  | 8.0  | pF   |
| R <sub>pu</sub> | pull-up resistance                   |  |               | 3.2   | 3.65 | 4.1  | kΩ   |

#### DVI and HDMI interface ESD and overcurrent protection

| Symbol                  | Parameter                         | Conditions  |     | Min                  | Тур  | Max                  | Unit |
|-------------------------|-----------------------------------|---|-----|----------------------|------|----------------------|------|
| CEC_CON                 | 1]                                |   |     |                      | 1    |                      |      |
| V <sub>IH</sub>         | HIGH-level input voltage          |   |     | 2.0                  | -    | -                    | V    |
| V <sub>IL</sub>         | LOW-level input voltage           |   |     | -                    | -    | 0.80                 | V    |
| V <sub>OH</sub>         | HIGH-level output voltage         |   |     | 2.88                 | 3.3  | 3.63                 | V    |
| V <sub>OL</sub>         | LOW-level output voltage          | I <sub>OL</sub> = 1.5 mA  |     | -                    | 100  | 200                  | mV   |
| C <sub>IO</sub>         | input/output capacitance          | $\begin{split} & V_{CC(5V0)} = 0 \ V; \\ & V_{CC(SYS)} = 0 \ V; \\ & V_{bias} = 2.5 \ V; \\ & AC \ input = 3.5 \ V_{(p-p)}; \\ & f = 100 \ kHz \end{split}$   | [2] | -                    | 8.0  | 10                   | pF   |
| R <sub>pu</sub>         | pull-up resistance                |   |     | 23.4                 | 26.0 | 28.6                 | kΩ   |
| I <sub>L(CEC_CON)</sub> | leakage current on pin<br>CEC_CON |   |     | -                    | -    | 0.1                  | μA   |
| CEC_SYS                 |                                   |   |     | I                    | 1    |                      |      |
| V <sub>IH</sub>         | HIGH-level input voltage          | $V_{CC(SYS)} = 1.8 V$   |     | 450                  | -    | -                    | mV   |
|                         |                                   | $V_{CC(SYS)} = 2.5 V$   |     | 620                  | -    | -                    | mV   |
|                         |                                   | $V_{CC(SYS)} = 3.3 V$   |     | 760                  | -    | -                    | mV   |
|                         |                                   | $V_{CC(SYS)} = 5.0 V$   |     | 800                  | -    | -                    | mV   |
| V <sub>IL</sub>         | LOW-level input voltage           | $V_{CC(SYS)} = 1.8 V$   |     | -                    | -    | 330                  | mV   |
|                         |                                   | $V_{CC(SYS)} = 2.5 V$   |     | -                    | -    | 380                  | mV   |
|                         |                                   | $V_{CC(SYS)} = 3.3 V$   |     | -                    | -    | 400                  | mV   |
|                         |                                   | $V_{CC(SYS)} = 5.0 V$   |     | -                    | -    | 420                  | mV   |
| V <sub>OH</sub>         | HIGH-level output voltage         |   | [2] | $V_{CC(SYS)} - 0.02$ | -    | $V_{CC(SYS)} + 0.02$ | V    |
| V <sub>OL</sub>         | LOW-level output voltage          | $V_{CC(SYS)} = 1.8 V$   |     | -                    | 490  | 500                  | mV   |
|                         |                                   | $V_{CC(SYS)} = 2.5 V$   |     | -                    | 640  | 690                  | mV   |
|                         |                                   | $V_{CC(SYS)} = 3.3 V$   |     | -                    | 675  | 770                  | mV   |
|                         |                                   | $V_{CC(SYS)} = 5.0 V$   |     | -                    | 710  | 800                  | mV   |
| C <sub>IO</sub>         | input/output capacitance          |   | [2] | -                    | 6.0  | 7.0                  | pF   |
| R <sub>pu</sub>         | pull-up resistance                |   |     | 8.5                  | 10   | 11.5                 | kΩ   |
|                         | _DET_CON <sup>[1]</sup>           | 1   |     | 1                    | 1    | 1                    |      |
| V <sub>IH</sub>         | HIGH-level input voltage          |   |     | 2.0                  | -    | -                    | V    |
| V <sub>IL</sub>         | LOW-level input voltage           |   |     | -                    | -    | 0.8                  | V    |
| R <sub>pd</sub>         | pull-down resistance              |   |     | 60                   | 100  | 140                  | kΩ   |
| C <sub>i</sub>          | input capacitance                 | $\begin{split} &V_{CC(5V0)} = 0 \ V; \\ &V_{CC(SYS)} = 0 \ V; \\ &V_{bias} = 2.5 \ V; \\ &AC \ input = 3.5 \ V_{(p-p)}; \\ &f = 100 \ \text{kHz} \end{split}$ | [2] | -                    | 8.0  | 10                   | pF   |

# Table 8. Static characteristics ...continued

#### **DVI and HDMI interface ESD and overcurrent protection**

| $T_{amb} = -25$ | $T_{amb} = -25 \ ^{\circ}C$ to +85 $^{\circ}C$ unless otherwise specified. |                         |                          |     |     |      |  |  |  |
|-----------------|--|-------------------------|--------------------------|-----|-----|------|--|--|--|
| Symbol          | Parameter  | Conditions              | Min                      | Тур | Max | Unit |  |  |  |
| HOTPLUG_        | HOTPLUG_DET_SYS <sup>[1]</sup>   |                         |                          |     |     |      |  |  |  |
| V <sub>OH</sub> | HIGH-level output voltage  | I <sub>OL</sub> = 1 mA  | $0.7 \times V_{CC(SYS)}$ | -   | -   | V    |  |  |  |
| V <sub>OL</sub> | LOW-level output voltage   | I <sub>OL</sub> = -1 mA | -                        | 200 | 300 | mV   |  |  |  |
| R <sub>pd</sub> | pull-down resistance   |                         | 60                       | 100 | 140 | kΩ   |  |  |  |

#### Table 8. Static characteristics ... continued

[1] The device is active if the input voltage at pin CEC\_STBY is above the HIGH level.

[2] This parameter is guaranteed by design.

Capacitive load measured at power-on. [3]

No external pull-up resistor attached. [4]

#### Table 9. **CEC\_STBY** power management circuit

 $V_{CC(SYS)} = 1.62 \text{ V to } 5.5 \text{ V}; V_{CC(5V0)} = 4.5 \text{ V to } 6.5 \text{ V}; \text{ GND} = 0 \text{ V}; T_{amb} = -25 \text{ }^{\circ}C \text{ to } +85 \text{ }^{\circ}C \text{ unless otherwise specified.}$ 

| Symbol          | Parameter                         | Conditions                  |     | Min  | Тур | Max | Unit |
|-----------------|-----------------------------------|-----------------------------|-----|------|-----|-----|------|
| Board side:     | input pin CEC_STBY <sup>[1]</sup> |                             |     |      | Ċ   |     | ·    |
| V <sub>IH</sub> | HIGH-level input voltage          | HIGH = active               | [2] | 1.2  | -   | 6.5 | V    |
| V <sub>IL</sub> | LOW-level input voltage           | LOW = standby               | [3] | -0.5 | -   | 0.8 | V    |
| R <sub>pd</sub> | pull-down resistance              |                             |     | 60   | 100 | 140 | kΩ   |
| Ci              | input capacitance                 | V <sub>I</sub> = 3 V or 0 V |     | -    | 6   | 7   | pF   |

[1] The CEC\_STBY pin should be connected permanently to V<sub>CC(5V0)</sub> or V<sub>CC(SYS)</sub> if no enable control is needed.

DDC buffers, Hot Plug Detect (HPD) buffer, and HDMI 5V0 CON out enabled; CEC buffer enabled. [2]

DDC buffers, HPD buffer, and HDMI\_5V0\_CON out disabled; CEC buffer enabled. [3]

#### **Dynamic characteristics** 7.


#### Table 10. Dynamic characteristics

 $V_{CC(5V0)} = 5.0 V$ ;  $V_{CC(SYS)} = 1.8 V$ ; GND = 0 V;  $T_{amb} = -25 \degree C$  to +85  $\degree C$  unless otherwise specified.


|                  | -                             | • ····                                  |     | _   |     |      |
|------------------|-------------------------------|---|-----|-----|-----|------|
| Symbol           | Parameter                     | Conditions                              | Min | Тур | Max | Unit |
| DDC_DAT_         | SYS, DDC_CLK_SYS, DDC_DAT_C   | CON, DDC_CLK_CON <sup>[1]</sup>         |     |     |     |      |
| t <sub>PLH</sub> | LOW to HIGH propagation delay | system side to connector side Figure 11 | -   | 80  | -   | ns   |
| t <sub>PHL</sub> | HIGH to LOW propagation delay | system side to connector side Figure 11 | -   | 60  | -   | ns   |
| t <sub>PLH</sub> | LOW to HIGH propagation delay | connector side to system side Figure 12 | -   | 120 | -   | ns   |
| t <sub>PHL</sub> | HIGH to LOW propagation delay | connector side to system side Figure 12 | -   | 80  | -   | ns   |
| t <sub>TLH</sub> | LOW to HIGH transition time   | connector side Figure 13                | -   | 150 | -   | ns   |
| t <sub>THL</sub> | HIGH to LOW transition time   | connector side Figure 13                | -   | 100 | -   | ns   |
| t <sub>TLH</sub> | LOW to HIGH transition time   | system side Figure 14                   | -   | 250 | -   | ns   |
| t <sub>THL</sub> | HIGH to LOW transition time   | system side Figure 14                   | -   | 80  | -   | ns   |
|                  |                               |   |     |     |     |      |

[1] All dynamic measurements are done with a 75 pF load. Rise times are determined by internal pull-up resistors.

#### DVI and HDMI interface ESD and overcurrent protection




#### DVI and HDMI interface ESD and overcurrent protection



### **NXP Semiconductors**

# IP4788CZ32


#### **DVI and HDMI interface ESD and overcurrent protection**




#### **DVI and HDMI interface ESD and overcurrent protection**

## 8. AC waveforms

### 8.1 DDC propagation delay



#### DVI and HDMI interface ESD and overcurrent protection



### 8.2 DDC transition time

### 9. Application information


#### 9.1 HDMI connector side ESD protection

All pins directly interfacing with the HDMI connector provide up to 14 kV contact ESD protection according to IEC 61000-4-2, exceeding level 4. In order to utilize the full scope of this protection, connect all connector side pins to the HDMI connector.

#### 9.2 TMDS ESD

To protect the TMDS lines and also to comply with the impedance requirements of the HDMI specification, IP4788CZ32 provides ESD protection with matched TLC ESD structures. Typical Dual Rail Clamp (DRC) or rail-to-rail shunt structures are common for low-capacitance ESD protection (as shown on the left side of Figure 15) where the dominant factor for the TMDS line impedance dip is determined by the capacitive load to ground. Parasitic lead inductances of the packaging in this case work against the ESD clamping performance by including the  $\Delta I/\Delta t$  reactance of the inductance into the path of the ESD shunt.

In order to present an effective capacitive load of roughly only 0.7 pF, IP4788CZ32 utilizes these inherent inductances in series with the transmission line. This TLC structure minimizes the capacitive dip, for ideal signal integrity (Figure 15; right side) without complicated PCB pre-compensation. As a beneficial side effect, this structure enhances the ESD performance of the device as well. The reactance of the series inductance attenuates the fast initial peak of the ESD pulse for a lower residual pulse delivered to the Application Specific Integrated Circuit (ASIC).



IP4788CZ32

### 9.3 Operating and standby modes

The operating mode of IP4788CZ32 depends on the availability of the V<sub>CC(5V0)</sub> and V<sub>CC(SYS)</sub> supply voltages and on the state of the CEC\_STBY input signal. Without availability of both supplies, IP4788CZ32 is in Standby mode. As soon as V<sub>CC(5V0)</sub> and V<sub>CC(SYS)</sub> are within the range specified in <u>Section 6</u>, the part is in an operating mode that can be controlled via the CEC\_STBY input signal. In case CEC\_STBY is LOW, only the CEC buffer is active and enabled to receive or send CEC commands. All other outputs are in a high-ohmic state. A HIGH input signal enables all parts of IP4788CZ32 and puts the device into full operating mode.

#### Table 11.Operating modes

| V <sub>CC(SYS)</sub> | V <sub>CC(5V0)</sub> | CEC_STBY[1] | Mode                | Description   |
|----------------------|----------------------|-------------|---------------------|---|
| < 1.1 V              | < 4.5 V              | Х           | Standby mode        | all outputs high-ohmic                              |
| ≥ 1.1 V              | ≥ 4.5 V              | L           | CEC Standby mode    | CEC circuit active;<br>all other outputs high-ohmic |
|                      |                      | Н           | full operating mode | all functional blocks active                        |

[1] X = Don't care (either LOW or HIGH level); L = LOW-level input; H = HIGH-level input

If no CEC Standby mode is required, or if no special Power-down modes are desired, the CEC\_STBY pin can be pulled HIGH to  $V_{CC(5V0)}$  or  $V_{CC(SYS)}$  for continuous HDMI and CEC operation as soon as the supplies are available.


Strapping the CEC\_STBY =  $V_{CC(SYS)} = V_{DD}$  of ASIC guarantees that all interface signals ending with the suffix "\_SYS" on the system side are disabled when  $V_{CC(SYS)}$  goes LOW. This configuration protects the ASIC I/O signals from exceeding its local  $V_{DD}$ . In this mode, even if  $V_{CC(5V0)}$  is powered, HDMI\_5V0\_CON goes active and hot plug events can be detected only when the ASIC power supply rail is on.


Strapping CEC\_STBY =  $V_{CC(5V0)}$  is the most basic configuration where the buffers are enabled whenever the local  $V_{CC(5V0)}$  and  $V_{CC(SYS)}$  supplies reach minimum operating levels.

#### 9.4 DDC circuit

The DDC bus circuit integrates all required pull-ups, and provides full capacitive decoupling between the HDMI connector and the DDC bus lines on the PCB. The capacitive decoupling ensures that the maximum capacitive load is well within the 50 pF maximum of the HDMI specification. No external pull-ups or pull-downs are required.

The bidirectional buffers support high-capacitive load on the HDMI cable-side. Various non-compliant but prevalent low-cost cables have been observed. They have a capacitive load of up to 6 nF on the DDC lines, far exceeding the 700 pF HDMI limit. IP4788CZ32 can easily decouple this from the weaker ASIC I/O buffers, and drive the rogue cable successfully.






### 9.5 Logic low I<sup>2</sup>C voltage shifter

The DDC buffers provide an additional feature commonly required for high-integration HDMI ASICs. In order to be compatible with the 5 V I<sup>2</sup>C standard used for DDC communication, I/O buffer cells of many HDMI modern transmitter chips require level shifting. As FET-based level shifting just limits the high level of the signal, the low level remains unchanged. As a result, the low-level voltages on the DDC bus often exceed the 0.3 V<sub>DD</sub> LOW-level input voltage (V<sub>IL</sub>) limit of low-voltage I/O buffers.

To enable proper operation that is independent of the system side I/O voltage, the DDC buffers inside IP4788CZ32 shift both the high and the low levels by the required amount. This ensures that low levels on the system side DDC bus match the low-level input voltage requirements down to I/O voltages of 1.8 V.

Besides the DDC buffers, this feature is also included in the CEC buffer, allowing standard I/O buffer cells to be used in HDMI ASICs and microcontrollers.




IP4788CZ32

#### 9.6 Hot plug detect circuit and HEAC support

IP4788CZ32 includes a hot plug detect circuit which simplifies the hot plug application. The circuit generates a standard logic level from the hot plug signal.

The hot plug detect circuit is pulling down the signal to avoid any floating signal. The comparator guarantees a save detection of the 2 V hot plug signal without any glitches or oscillation at the hot plug output.

IP4788CZ32 also provides an additional ESD pin to protect the reserved / HEAC pin along with hot plug detect to 14 kV IEC 61000-4-2.



#### 9.7 CEC

The logical multidrop topology of the CEC bus can include complex physical stubs, loading cables, and interconnects which may deteriorate signal quality. The IP4788CZ32 includes a full bidirectional buffer to drive the CEC bus and isolate the CEC microcontroller or ASIC General-Purpose Input/Output (GPIO).


The CEC buffer derives power from an on-board 3.3 V regulator from the  $V_{CC(5V0)}$  domain (see Figure 20). This deviation allows extensive system power management configurations and guarantees an HDMI-compliant  $V_{(CEC\_CON)}$  on the connector. It also allows a backdrive-protected 125  $\mu A$  nominal CEC pull-up which does not degrade the bus when powered down.

By placing the CEC microcontroller and  $V_{CC(5V0)}$  input on a 5 V rail as shown in Figure 23, the CEC microcontroller can communicate over CEC for power commands. It can then enable the HDMI port via the CEC\_STBY pin, as well as the rest of the system as needed.

The CEC buffer is always active as soon as both supply voltages are present. For details on the operating and Standby modes of IP4788CZ32, see <u>Section 9.3</u>.

IP4788CZ32


DVI and HDMI interface ESD and overcurrent protection



### 9.8 Backdrive protection

The HDMI connector contains various signals which can partly supply current into an HDMI device which is powered down.

Typically, the DDC lines and the CEC signals can force significant current back into the powered-down rails as shown in Figure 21, causing power-on reset problems with the system, and possible damage. The IP4788CZ32 prevents this backdrive condition whenever the I/O voltage is greater than the local supply.



#### 9.9 55 mA overcurrent / overvoltage LDO function


To isolate faults from the source power supply while still meeting HDMI output specifications, IP4788CZ32 integrates a complete linear output overcurrent protection.

The Low DropOut (LDO) design provides a low-cost solution requiring just a single output capacitor (1  $\mu$ F or higher, Equivalent Series Resistance (ESR) < 1  $\Omega$ ), eliminating start-up and ripple concerns (see Figure 22).

A typical 100 mV V<sub>do</sub> overcurrent-only solution would require a 5.1 V  $\pm$  3 % input supply to guarantee 4.8 V to 5.3 V over 0 mA to 55 mA at the HDMI connector.

The overcurrent / overvoltage feature of IP4788CZ32 allows the use of wider tolerance input supplies up to 6.5 V while still meeting the 4.8 V-to-5.3 V output limit required by HDMI. So, for example, a cost-reduced 5.2 V  $\pm$  5 % or even a 5.5 V  $\pm$  10 % supply can be used with the IP4788CZ32.

As with all the I/O pins, this block is ESD-protected and also provides backdrive protection when a rogue HDMI sink powers the HDMI cable unexpectedly.



IP4788CZ32

#### 9.10 Schematic view of application

Only a single external component ( $C_0 = 1 \ \mu F$ ) is required to protect and interface the ASIC to a complete and compliant HDMI port. The 100 nF ESD bypass capacitor is optional.

