

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









DSP Builder Handbook

Volume 2: DSP Builder Standard Blockset



101 Innovation Drive San Jose, CA 95134 www.altera.com

HB_DSPB_STD-16.0







© 2016 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

DSP Builder H.

Contents



Section I. DSP Builder Standard Blockset User Guide

Chapter 1. About DSP Builder Standard Blockset	
Device Family Support	
Features	
General Description	
High-Speed DSP with FPGAs	
Interoperability with the Advanced Blockset	
Chapter 2. Getting Started	
Creating a Design in DSP Builder	
Design Flow	
Creating an Amplitude Modulation Design Example	
Creating a New Model	
Adding the Sine Wave Block	
Adding the SinIn Block	
Adding the Delay Block	
Adding the SinDelay and SinIn2 Blocks	
Adding the Mux Block	
Adding the Random Bitstream Block	
Adding the Noise Block	
Adding the Bus Builder Block	
Adding the GND Block	
Adding the Product Block	
Adding the StreamMod and StreamBit Blocks	
Adding the Scope Block	
Adding a Clock Block	
Simulating the Model in Simulink	
Compiling the Design	
Performing RTL Simulation	
Adding the Design to a Quartus Prime Project	
Creating a Quartus Prime Project	
Adding the DSP Builder Design to the Project	
Chapter 3. Design Rules and Procedures	
DSP Builder Naming Conventions	3_1
MATLAB Variables	
Fixed-Point Notation	
Binary Point Location in Signed Binary Fractional Format	
Bit Width Design Rule	
Data Width Propagation	
Tapped Delay Line	
Arithmetic Operation	
Frequency Design Rules	
Single Clock Domain	
Multiple Clock Domains	
Using Clock and Clock_Derived Blocks	
Clock Assignment	
CIOCK 1 1001g IIIICIII	

iv Contents

Using the PLL Block	3–14
Using Advanced PLL Features	3–15
About Timing Semantics Between Simulink and HDL Simulation	3–16
Simulink Simulation Model	3–16
HDL Simulation Models	3–16
Startup and Initial Conditions	3–17
Initial Reset of HDL Import Blocks and MegaCore Functions in Simulink Simulations	3–17
DSP Builder Global Reset Circuitry	3–17
Reference Timing Diagram	3–18
Signal Compiler and TestBench Blocks	
Design Flows for Synthesis, Compilation and Simulation	3–19
Hierarchical Design	
Goto and From Block Support	3–21
Black Box and HDL Import	
Using a MATLAB Array or .hex File to Initialize a Block	
Comparison Utility	
Adding Comments to Blocks	
Adding Quartus II Constraints	
Displaying Port Data Types	
Displaying the Pipeline Depth	
Updating HDL Import Blocks	
Analyzing the Hardware Resource Usage	
Loading Additional ModelSim Commands	
About Quartus II Assignments and Block Entity Names	3–28
Observation A. Halian Mana Comp. Francticus	
Chapter 4. Using MegaCore Functions	
Installing MegaCore Functions	
Updating MegaCore Function Variation Blocks	
Design Flow Using MegaCore Functions	
Adding the MegaCore Function in the Simulink Model	
Parameterizing the MegaCore Function Variation	
Generating the MegaCore Function Variation	
Connecting the MegaCore Function Variation Block to the Design	
MegaCore Functions Design Issues	
Simulink Files Associated with a MegaCore Function	
About Simulating MegaCore Functions That Have a Reset Port	
About Stitutating MegaCore Functions That Have a Reset For	1_1
About betting the Device raining for Megacore runctions	
Chapter 5. Using HIL	
HIL Design Flow	5 1
HIL Requirements	
HIL Design Example	
Burst Mode	
Using Burst Mode	
Troubleshooting HIL Designs	
Fails to Load the Specified Quartus Prime Project	
No Inputs Found From the Quartus Prime Project	
No Outputs Found From the Quartus Prime Project	
HIL Design Stays in Reset During Simulation	
HIL Compilation Appears to Hang	

Contents

Chapter 6. SignalTap II Logic Analysis	
SignalTap II Design Flow	6–1
SignalTap II Nodes	6–2
SignalTap II Trigger Conditions	6–2
SignalTap II Design Examples	6–3
Opening the Design Example	6–3
Adding the Configuration and Connector Blocks	6–4
Specifying the Nodes to Analyze	6–5
Turning On the SignalTap II Option in Signal Compiler	6–5
Specifying the Trigger Levels	
Performing SignalTap II Analysis	6–6
Chapter 7. Using the Interfaces Library	
Avalon-MM Interface	7_1
Avalon-MM Interface Blocks	
Avalon-MM Slave Block	
Avalon-MM Master Block	
Wrapped Blocks	
Looking at the Avalon-MM Write FIFO	
Looking at the Avalon-MM Read FIFO Buffer	
Avalon-MM Interface Blocks Design Example	
Adding Avalon-MM Blocks to the Design Example	
Verifying the Design	
Running Signal Compiler	
Instantiating the Design in Qsys	
Compiling the Quartus Prime Project	
Testing the DSP Builder Block from Software	
Avalon-MM FIFO Design Example	
Opening the Design Example	
Compiling the Design	
Instantiating the Design in Qsys	
Avalon-ST Interface	
Avalon-ST Packet Formats	
Obentey O. Heiny Dicel Dayes for HDI Cubayatama	
Chapter 8. Using Black Boxes for HDL Subsystems	0.1
Black Box Interfaces	
Explicit Black-Box Interface	
*	
HDL Import Design Example	
Simulating the HDL Import Model using Simulink	
Creating a Black Box System	
Building the Black-Box SubSystem Simulation Model	
Simulating the Subsystem Builder Model	
Adding VHDL Dependencies to the Quartus Prime Project and ModelSim	
Simulate the Design in ModelSim	
Chapter 9. Using Custom Library Blocks	2
Creating a Custom Library Block	
Creating a Library Model File	
Building the HDL Subsystem Functionality	
Defining Parameters Using the Mask Editor	9–3

vi Contents

Linking the Mask Parameters to the Block Parameters	
Making the Library Block Read Only	9–5
Adding the Library to the Simulink Library Browser	
Synchronizing a Custom Library	9–6
Chapter 10. Adding a Board Library	
Creating a New Board Description	
Predefined Components	
Component Types	
Component Description File	
Example Component Description File	
Board Description File	
Header Section	
Board Description Section	
Building the Board Library	10–6
Chapter 11. Using the State Machine Library	
Using the State Machine Editor Block	11–2
Chapter 12. Managing Projects and Files	
Integrating with Source Control Systems	12–1
HDL Import	
MegaCore Functions	12–2
Memory Initialization Files	12–2
About Exporting HDL	
Using Exported HDL	12–4
Moving Standard Blockset Files to a New Location	
Multiple Models in a Top-Level Quartus Prime Project	
The ipx File Contents	
Integrating Multiple Designs into a Top-Level Quartus Prime Project	12–6
Chapter 13. Troubleshooting	
Signal Compiler Cannot Checkout a Valid License	
Verifying That Your DSP Builder Licensing Functions Properly	13–2
Verifying That the LM_LICENSE_FILE Variable Is Set Correctly	
Verifying the Quartus Prime Path	
If You Still Cannot Get a License	
Loop Detected While Propagating Bit Widths	13–4
The MegaCore Functions Library Does Not Appear in Simulink	13–4
The Synthesis Flow Does Not Run Properly	
Check the Software Paths	
SignalTap II Analysis Appears to Hang Error if Output Block Connected to an Altera Synthesis Block	
Warning if Input/Output Blocks Conflict with clock or aclr Ports	
Wiring the Asynchronous Clear Signal	
Error Issues when a Design Includes Pre-v7.1 Blocks	13–6
Creating an Input Terminator for Debugging a Design	
A Specified Path Cannot be Found or a File Name is Too Long	
Incorrect Interpretation of Number Format in Output from MegaCore Functions	13–7
Simulation Mismatch For FIR Compiler MegaCore Function	
Simulation Mismatch After Changing Signals or Parameters	
Unexpected Exception Error when Generating Blocks	

Contents

VHDL Entity Names Change if a Model is Modified	13–8
Parameter Entry Problems in the DSP Block Dialog Box	
MATLAB Runs Out of Java Virtual Machine Heap Memory	
ModelSim Fails to Invoke From DSP Builder	
Unexpected End of File Error When Comparing Simulation Results	
Section II. DSP Builder Standard Blockset Libraries	
Chapter 14. AltLab Library	
HDL Import Parameters	14–5
HDL Import Example	14–6
HDL Import Supported Megafunctions	14–6
Chapter 15. Arithmetic Library	
Parameters	15–39
Chapter 16. Boards Library	
Board Configuration	16–1
Adding PLL Output Clocks	16–1
Chapter 17. Complex Type Library	
Chapter 18. Gate & Control Library	
Chapter 19. Interfaces Library	
PFC Data Flow	
Packet Format Description	
Packet Mapping	
Multi-Packet Mapping Error Handling	
Chapter 20. 10 & Bus Library	
Chapter 21. MegaCore Functions Library	
Chapter 22. Rate Change Library	
Chapter 23. Simulation Library	
Chapter 24. State Machine Functions Library	
Chapter 25. Storage Library	
Chapter 26. Design Examples	
Viewing the Design Examples	26_2
Displaying a Model	
Additional Information	
Document Revision History	Info-1

viii Contents

How to Contact Altera	. Info-2
Typographic Conventions	. Info-2



Section I. DSP Builder Standard Blockset User Guide

1. About DSP Builder Standard Blockset



Note: DSP Builder standard blockset is a legacy product and Altera recommends you do not use it for new designs, except as a wrapper for advanced blockset designs.

Device Family Support

DSP Builder supports the following Altera® device families:

- Arria V
- Arria V GZ
- Arria 10
- Cyclone IV GX
- Cyclone IV E
- Cyclone V
- Stratix[®] IV
- Stratix V

Features

DSP Builder standard blockset supports the following features:

- Altera DSP MegaCore[®] functions in a DSP Builder design model.
- Fixed-point arithmetic and logical operators for use with the Simulink software.
- Avalon[®] Memory-Mapped (Avalon-MM) interfaces including user configurable blocks, which you can use to build custom logic that works with the Nios[®] II processor and other Qsys designs.
- Avalon Streaming (Avalon-ST) interfaces including an Packet Format Converter block and configurable Avalon-ST sink and Avalon-ST source blocks.
- VHDL testbench.
- Rapid prototyping using Altera development boards.
- The SignalTap[®] II logic analyzer—an embedded signal analyzer that probes signals from the Altera device on the DSP board and imports the data into the MATLAB workspace to ease visual analysis.
- HDL import of VHDL or Verilog HDL design entities and HDL defined in a Quartus Prime project file.
- Hardware-in-the loop (HIL) to enable FPGA hardware accelerated cosimulation with Simulink.
- Tabular and graphical state machine editing.



For information about new features and errata in this release, refer to the DSP Builder Release Notes.

General Description

Digital signal processing (DSP) system design in Altera FPGAs requires both high-level algorithm and hardware description language (HDL) development tools.

Altera's DSP Builder integrates these tools by combining the algorithm development, simulation, and verification capabilities of The MathWorks MATLAB and Simulink system-level design tools with VHDL and Verilog HDL design flows, including the Altera Quartus Prime software.

DSP Builder shortens DSP design cycles by helping you create the hardware representation of a DSP design in an algorithm-friendly development environment.

You can combine existing MATLAB functions and Simulink blocks with Altera DSP Builder blocks and Altera intellectual property (IP) MegaCore functions to link system-level design and implementation with DSP algorithm development. In this way, DSP Builder allows system, algorithm, and hardware designers to share a common development platform.

The DSP Builder Signal Compiler block reads Simulink Model Files (.mdl) that contain other DSP Builder blocks and MegaCore functions. Signal Compiler then generates the VHDL files and Tcl scripts for synthesis, hardware implementation, and simulation.

You can use blocks from the standard blockset to create a hardware implementation of a system modeled in Simulink. DSP Builder contains bit- and cycle-accurate Simulink blocks—which cover basic operations such as arithmetic or storage functions—and takes advantage of key device features such as built-in PLLs, DSP blocks, and embedded memory.

You can integrate complex functions by including IP cores in your DSP Builder model. You can also use the faster performance and richer instrumentation of hardware cosimulation by implementing parts of your design in an FPGA.

The standard blockset supports imported HDL subsystems including HDL defined in a Quartus Prime project file.

High-Speed DSP with FPGAs


FPGAs give compelling performance advantage over dedicated DSP devices. You can configure FPGA's element arrays as complex processor routine.

You can link these routines together in serial (the same way that a DSP processor executes them), or connect them in parallel. When connected in parallel, they give many times better performance than standard DSP devices by executing hundreds of instructions at the same time.

Algorithms that benefit from this improved performance include forward-error correction (FEC), modulation and demodulation, and encryption.

Interoperability with the Advanced Blockset

Any standard blockset design can include an advanced blockset design as a single hierarchical entity.



For more information about the differences between the standard and advanced blocksets and about design flows that combine both blocksets, refer to *Volume 1: Introduction to DSP Builder* in the *DSP Builder Handbook*.

2. Getting Started



This chapter describes the design flow and a getting started tutorial.

Creating a Design in DSP Builder

- 1. Create a Simulink design model in the MATLAB software.
- 2. Compile directly in the Quartus Prime software.
- 3. Output VHDL files for synthesis and Quartus II compilation or generate files for VHDL simulation.
- DSP Builder generates VHDL and does not generate Verilog HDL.
 - 4. Use the quartus_map command in the Quartus Prime software to run a simulation netlist flow that generates files for Verilog HDL simulation.
- For information about this flow, refer to the Quartus Prime help.


2-2 Chapter 2: Getting Started

Design Flow

Design Flow

Figure 2–1 shows the system-level design flow using DSP Builder.

Figure 2-1. System-Level Design Flow



The design flow involves the following steps:

1. Use the MathWorks software to create a model with a combination of Simulink and DSP Builder blocks.



Separate The DSP Builder blocks in your design from the Simulink blocks by Input and Output blocks from the DSP Builder IO and Bus library.

2. Include a Clock block from the DSP Builder AltLab library to specify the base clock for your design, which must have a period greater than 1ps but less than 2.1 ms.




If no base clock exists in your design, DSP Builder creates a default clock with a 20ns real-world period and a Simulink sample time of 1. You can derive additional clocks from the base clock by adding Clock_Derived blocks.

 Set a discrete (no continuous states) solver in Simulink. Choose a Fixed-step solver type if you are using a single clock domain or a Variable-step type if you use multiple clock domains.

To set the solver options, click **Configuration Parameters** on the Simulation menu to open the **Configuration Parameters** dialog box and select the **Solver** page (Figure 2–2).

Figure 2–2. Configuration Parameters for Simulation



- For detailed information about solver options, refer to the description of the "Solver Pane" in the Simulink Help.
- 4. Simulate your model in Simulink using a Scope block to monitor the results.
- 5. Run Signal Compiler to setup RTL simulation and synthesis.
- 6. Perform RTL simulation. DSP Builder supports an automated flow for the ModelSim software (using the TestBench block). You can also use the generated VHDL for manual simulation in other simulation tools.
- 7. Use the output files generated by the DSP Builder Signal Compiler block to perform RTL synthesis. Alternatively, you can synthesize the VHDL files manually using other synthesis tools.
- 8. Compile your design in the Quartus II software.
- 9. Download to a hardware development board and test.

For an automated design flow, the Signal Compiler block generates VHDL and Tcl scripts for synthesis in the Quartus II software. The Tcl scripts let you perform synthesis and compilation automatically in the MATLAB and Simulink environment. You can synthesize and simulate the output files in other software tools without the Tcl scripts. In addition, the Testbench block generates a testbench and supporting files for VHDL simulation.

- For information about controlling the DSP Builder design flow using Signal Compiler, refer to "Design Flows for Synthesis, Compilation and Simulation" on page 3–19.
- For more information about the blocks in the DSP Builder blockset, refer to the DSP Builder Standard Blockset Libraries section in volume 2 of the DSP Builder Handbook.

Creating an Amplitude Modulation Design Example

The amplitude modulation design example, **singen.mdl**, demonstrates the DSP Builder design flow.

The amplitude modulation design example is a modulator that has a sine wave generator, a quadrature multiplier, and a delay element. Each block in the model is parameterizable. When you double-click a block in the model, a dialog box displays where you can enter the parameters for the block. Click the **Help** button in these dialog boxes to view help for a specific block.

This tutorial assumes the following points:

- You are using a PC running Windows.
- You are familiar with the MATLAB, Simulink, Quartus II, and ModelSim[®] software and the software is installed on your PC in the default locations.
- You have basic knowledge of the Simulink software.
 - For information about using the Simulink software, refer to the Simulink Help.

You can use the **singen.mdl** model file in *<DSP Builder install path>***DesignExamples****Tutorials****GettingStartedSinMdl** or you can create your own amplitude modulation model.

Creating a New Model

To create a new model:


- 1. Start the MATLAB software.
- 2. On the File menu, point to New, and click Model to create a new model window.
- 3. In the new model window, on the File menu click Save.
- 4. Browse to a directory, your working directory, to save the file. This tutorial uses the working directory *<DSP Builder install* path>\DesignExamples\Tutorials\GettingStartedSinMdl\my_SinMdl.
- 5. Type the file name into the File name box. This tutorial uses the name singen.mdl.
- 6. Click Save.
- 7. Click the MATLAB Start button. Point to Simulink and click Library Browser.

Adding the Sine Wave Block

To add the Sine Wave block:

- 1. In the Simulink Library Browser, click **Simulink** and **Sources** to view the blocks in the Sources library.
- 2. Drag and drop a Sine Wave block into your model.
- 3. Double-click the Sine Wave block in your model to display the **Block Parameters** dialog box (Figure 2–3).

Figure 2-3. 500-kHz, 16-Bit Sine Wave Specified in the Sine Wave Dialog Box



4. Set the Sine Wave block parameters (Table 2–1).

Table 2-1. Parameters for the Sine Wave Block

Parameter	Value
Sine type	Sample based
Time	simulation time
Amplitude	2^15-1
Bias	0
Samples per period	80
Number of offset examples	0
Sample time	25e-9
Interpret vector parameters a 1-D	On

5. Click **OK**.




For information about how you can calculate the frequency., refer to the equation in "Frequency Design Rules" on page 3–8.

Adding the SinIn Block

To add the SinIn block:

1. In the Simulink Library Browser, expand the **Altera DSP Builder Blockset** folder to display the DSP Builder libraries (Figure 2–4).

Figure 2-4. Altera DSP Builder Folder in the Simulink Library Browser



2. Select the **IO & Bus** library.

3. Drag and drop the Input block from the Simulink Library Browser into your model. Position the block to the right of the Sine Wave block.

If you are unsure how to position the blocks or draw connection lines, refer to the completed design (Figure 2–7 on page 2–14).



You can use the Up, Down, Right, and Left arrow keys to adjust the position of a block.

- 4. Click the text under the block icon in your model. Delete the text Input and type the text SinIn to change the name of the block instance.
- 5. Double-click the SinIn block in your model to display the **Block Parameters** dialog box.
- 6. Set the SinIn block parameters (Table 2–2).

Table 2–2. Parameters for the SinIn Block

Parameter	Value
Bus Type	Signed Integer
[number of bits].[]	16
Specify Clock	Off

7. Click OK.

8. Draw a connection line from the right side of the Sine Wave block to the left side of the SinIn block by holding down the left mouse button and dragging the cursor between the blocks.



Alternatively, you can select a block, hold down the Ctrl key and click the destination block to automatically make a connection between the two blocks.


Adding the Delay Block

To add the Delay block:

- 1. Select the **Storage** library from the **Altera DSP Builder Blockset** folder in the Simulink Library Browser.
- 2. Drag and drop the Delay block into your model and position it to the right of the SinIn block.
- 3. Double-click the Delay block in your model to display the **Block Parameters** dialog box (Figure 2–5).

4. Type 1 as the **Number of Pipeline Stages** for the Delay block.

Figure 2-5. Setting the Downsampling Delay



5. Click the **Optional Ports** tab and set the parameters (Table 2–3).

Table 2-3. Parameters for the Delay Block.

Parameter	Value
Clock Phase Selection	01
Use Enable Port	Off
Use Synchronous Clear port	Off

- 6. Click OK.
- 7. Draw a connection line from the right side of the SinIn block to the left side of the Delay block.

Adding the SinDelay and SinIn2 Blocks

To add the SinDelay and SinIn2 blocks:

- 1. Select the **IO & Bus** library from the **Altera DSP Builder Blockset** folder in the Simulink Library Browser.
- 2. Drag and drop two Output blocks into your model, positioning them to the right of the Delay block.
- 3. Click the text under the block symbols in your model. Change the block instance names from Output and Output1 to SinDelay and SinIn2.
- 4. Double-click the SinDelay block in your model to display the **Block Parameters** dialog box.

5. Set the SinDelay block parameters (Table 2–4).

Table 2-4. Parameters for the SinDelay Block

Parameter	Value
Bus Type	Signed Integer
[number of bits].[]	16
External Type	Inferred

- 6. Click **OK**.
- 7. Repeat steps 4 to 6 for the SinIn2 block setting the parameters (Table 2–5).

Table 2-5. Parameters for the SinIn2 Block

Parameter	Value
Bus Type	Signed Integer
[number of bits].[]	16
External Type	Inferred

8. Draw a connection line from the right side of the Delay block to the left side of the SinDelay block.

Adding the Mux Block

To add the Mux block, follow these steps:

- 1. Select the Simulink **Signal Routing** library in the Simulink Library Browser.
- 2. Drag and drop a Mux block into your design, positioning it to the right of the SinDelay block.
- 3. Double-click the Mux block in your model to display the **Block Parameters** dialog box.
- 4. Set the Mux block parameters (Table 2–6).

Table 2-6. Parameters for the Mux Block

Parameter	Value
Number of Inputs	2
Display Options	bar

- 5. Click **OK**.
- 6. Draw a connection line from the bottom left of the Mux block to the right side of the SinDelay block.
- 7. Draw a connection line from the top left of the Mux block to the line between the SinIn2 block.
- 8. Draw a connection line from the SinIn2 block to the line between the SinIn and Delay blocks.

Adding the Random Bitstream Block

To add the Random Bitstream block, follow these steps:

- 1. Select the Simulink Sources library in the Simulink Library Browser.
- 2. Drag and drop a Random Number block into your model, positioning it underneath the Sine Wave block.
- 3. Double-click the Random Number block in your model to display the **Block Parameters** dialog box.
- 4. Set the Random Number block parameters (Table 2–7).

Table 2-7. Parameters for the Random number Block

Parameter	Value
Mean	0
Variance	1
Initial seed	0
Sample time	25e-9
Interpret vector parameters as 1-D	On

- 5. Click **OK**.
- 6. Rename the Random Noise block Random Bitstream.

Adding the Noise Block

To add the Noise block, follow these steps:

- 1. Select the **IO & Bus** library from the **Altera DSP Builder Blockset** folder in the Simulink Library Browser.
- 2. Drag and drop an Input block into your model, positioning it to the right of the Random Bitstream block.
- 3. Click the text under the block icon in your model. Rename the block Noise.
- 4. Double-click the Noise block to display the **Block Parameters** dialog box.
- 5. Set the Noise block parameters (Table 2–8).

Table 2-8. Parameters for the Noise Block

Parameter	Value
Bus Type	Single Bit
Specify Clock	Off



The dialog box options change to display only the relevant options when you select a new bus type.

- 6. Click OK.
- 7. Draw a connection line from the right side of the Random Bitstream block to the left side of the Noise block.

Adding the Bus Builder Block

The Bus Builder block converts a bit to a signed bus. To add the Bus Builder block, follow these steps:

- 1. Select the **IO & Bus** library from the **Altera DSP Builder Blockset** folder in the Simulink Library Browser.
- 2. Drag and drop a Bus Builder block into your model, positioning it to the right of the Noise block.
- 3. Double-click the Bus Builder block in your model to display the **Block Parameters** dialog box.
- 4. Set the Bus Builder block parameters (Table 2–9).

Table 2-9. Parameters for the Bus Builder Block

Parameter	Value
Bus Type	Signer Integer
[number of bits].[]	2

- 5. Click OK.
- 6. Draw a connection line from the right side of the Noise block to the top left side of the Bus Builder block.

Adding the GND Block

To add the GND block, follow these steps:

- 1. Select the **IO & Bus** library from the **Altera DSP Builder Blockset** folder in the Simulink Library Browser.
- 2. Drag and drop a GND block into your model, positioning it underneath the Noise block.
- 3. Draw a connection line from the right side of the GND block to the bottom left side of the Bus Builder block.

Adding the Product Block

To add the Product block, follow these steps:

- 1. Select the **Arithmetic** library from the **Altera DSP Builder Blockset** folder in the Simulink Library Browser.
- 2. Drag and drop a Product block into your model, positioning it to the right of the Bus Builder block and slightly above it. Leave enough space so that you can draw a connection line under the Product block.
- 3. Double-click the Product block to display the **Block Parameters** dialog box.