imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





IR3504 DATA SHEET

XPHASE3TM AMD SVID CONTROL IC

DESCRIPTION

The IR3504 Control IC combined with an $xPHASE3^{TM}$ Phase IC provides a full featured and flexible way to implement a complete AMD SVID power solution. It provides outputs for both the VDD core and VDDNB auxiliary planes required by the CPU. The IR3504 provides overall system control and interfaces with any number of Phase ICs each driving and monitoring a single phase. The $xPHASE3^{TM}$ architecture results in a power supply that is smaller, less expensive, and easier to design while providing higher efficiency than conventional approaches.

FEATURES

- 2 converter outputs for the AMD processor VDD core and VDDNB auxiliary planes
- AMD Serial VID interface independently programs both output voltages and operation
- Both Converter Outputs boot to 2-bit "Boot" VID codes which are read and stored from the SVC & SVD
 parallel inputs upon the assertion of the Enable input
- PWROK input signal activates SVID after successful boot start-up
- Both Converter Outputs can be independently turned on and off through SVID commands
- Deassertion of PWROK prior to Enable causes the converter output to transition to the stored Pre-PWROK VID codes
- Connecting the PWROK input to VCCL disables SVID and implements VFIX mode with both output voltages programmed via SVC & SVD parallel inputs per the 2 bit VFIX VID codes
- PG monitors output voltage, PG will deassert if either ouput voltage out of spec
- 0.5% overall system set point accuracy
- Programmable Dynamic VID Slew Rates
- Programmable VID Offset (VDD output only)
- Programmable output impedance (VDD output only)
- High speed error amplifiers with wide bandwidth of 20MHz and fast slew rate of 10V/us
- Remote sense amplifiers provide differential sensing and require less than 50uA bias current
- Programmable per phase switching frequency of 250kHz to 1.5MHz
- Daisy-chain digital phase timing provides accurate phase interleaving without external components
- Hiccup over current protection with delay during normal operation
- Central over voltage detection and communication to phase ICs through IIN (ISHARE) pin
- OVP disabled during dynamic VID down to prevent false triggering
- Detection and protection of open remote sense lines
- · Gate Drive and IC bias linear regulator control with programmable output voltage and UVLO
- Simplified Power Good (PG) Output provides indication of proper operation and avoids false triggering
- Small thermally enhanced 32L MLPQ (5mm x 5mm) package
- Over voltage signal to system with over voltage detection during powerup and normal operation

ORDERING INFORMATION

Device	Package	Order Quantity		
IR3504MTRPBF	32 Lead MLPQ (5 x 5 mm body)	3000 per reel		
* IR3504MPBF	32 Lead MLPQ (5 x 5 mm body)	100 piece strips		

* Samples only

International **TOR** Rectifier

IR3504

APPLICATION CIRCUIT




Figure 1 – IR3504 Application Circuit

PIN DESCRIPTION

PIN#	PIN SYMBOL	PIN DESCRIPTION				
1	SVD	SVD (Serial VID Data) is a bidirectional signal that is an input and open drain output for both master (AMD processor) and slave (IR3504), requires an external bias voltage and should not be floated				
2	PWROK System wide Power Good signal and input to the IR3504. When asserte IR3504 output voltage is programmed through the SVID interface protoc Connecting this pin to VCCL enables VFIX mode.					
3	ENABLE	Enable input. A logic low applied to this pin puts the IC into fault mode. A logic high on the pin enables the converter and causes the SVC and SVD input states to be decoded and stored, determining the 2-bit Boot VID. Do not float this pin as the logic state will be undefined.				
4	IIN2	Output 2 average current input from the output 2 phase IC(s). This pin is also used to communicate over voltage condition to the output 2 phase ICs.				
5	SS/DEL2	Programs output 2 startup and over current protection delay timing. Connect an external capacitor to LGND to program.				
6	VDAC2	Output 2 reference voltage programmed by the SVID inputs and error amplifier non- inverting input. Connect an external RC network to LGND to program dynamic VID slew rate and provide compensation for the internal buffer amplifier.				
7	OCSET2	Programs the output 2 constant converter output current limit and hiccup over- current threshold through an external resistor tied to VDAC2 and an internal current source from this pin. Over-current protection can be disabled by connecting a resistor from this pin to VDAC2 to program the threshold higher than the possible signal into the IIN2 pin from the phase ICs but no greater than 5V (do not float this pin as improper operation will occur).				

PIN#	PIN SYMBOL	PIN DESCRIPTION						
8	EAOUT2	Output of the output 2 error amplifier.						
9	FB2	Inverting input to the Output 2 error amplifier.						
10	VOUT2	Output 2 remote sense amplifier output.						
11	VOSEN2+	Output 2 remote sense amplifier input. Connect to output at the load.						
12	VOSEN2-	utput 2 remote sense amplifier input. Connect to ground at the load.						
13	VOSEN2-	Output 1 remote sense amplifier input. Connect to ground at the load.						
14	VOSEN1+	Output 1 remote sense amplifier input. Connect to output at the load.						
15	VOJENT+ VOUT1	Output 1 remote sense amplifier output.						
16	FB1	Inverting input to the output 1 error amplifier. Converter output voltage can be increased from the VDAC1 voltage with an external resistor connected between VOUT1 and this pin (there is an internal current sink at this pin).						
17	EAOUT1	Output of the output 1 error amplifier.						
18	OCSET1	Programs the output 1 constant converter output current limit and hiccup over- current threshold through an external resistor tied to VDAC1 and an internal current source from this pin. Over-current protection can be disabled by connecting a resistor from this pin to VDAC1 to program the threshold higher than the possible signal into the IIN1 pin from the phase ICs but no greater than 5V (do not float this pin as improper operation will occur).						
19	VDAC1	Output 1 reference voltage programmed by the SVID inputs and error amplifier non- inverting input. Connect an external RC network to LGND to program dynamic VID slew rate and provide compensation for the internal buffer amplifier.						
20	SS/DEL1	Programs output 1 startup and over current protection delay timing. Connect an external capacitor to LGND to program.						
21	IIN1	Output 1 average current input from the output 1 phase IC(s). This pin is also used to communicate over voltage condition to phase ICs.						
22	VDRP1	Output 1 Buffered IIN1 signal. Connect an external RC network to FB1 to program converter output impedance.						
23	ROSC/OVP	Connect a resistor to LGND to program oscillator frequency and OCSET1, OCSET2, FB1, FB2, VDAC1, and VDAC2 bias currents. Oscillator frequency equals switching frequency per phase. The pin voltage is 0.6V during normal operation and higher than 1.6V if over-voltage condition is detected.						
24	LGND	Local Ground for internal circuitry and IC substrate connection.						
25	CLKOUT	Clock output at switching frequency multiplied by phase number. Connect to CLKIN pins of phase ICs.						
26	PHSOUT	Phase clock output at switching frequency per phase. Connect to PHSIN pin of the first phase IC.						
27	PHSIN	Feedback input of phase clock. Connect to PHSOUT pin of the last phase IC.						
28	VCCL	Output of the voltage regulator, and power input for clock oscillator circuitry. Connect a decoupling capacitor to LGND.						
29	VCCLFB	Non-inverting input of the voltage regulator error amplifier. Output voltage of the regulator is programmed by the resistor divider connected to VCCL.						
30	VCCLDRV	Output of the VCCL regulator error amplifier to control external transistor. The pin senses 12V power supply through a resistor.						
31	PG	Power good signal implemented with an open collector output that drives low during startup and under any external fault condition. Also, if any of the voltage planes fall out of spec, it will drive low. Connect external pull-up. (Output voltage out of spec is defined as 350mV to 240mV below VDAC voltages)						
32	SVC	SVC (Serial VID Clock) is an open drain output of the processor and input to IR3504, requires an external bias voltage and should not be floated						

ABSOLUTE MAXIMUM RATINGS

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltages are absolute voltages referenced to the LGND pin.

Operating Junction Temperature	0 to 150°C
Storage Temperature Range	65°C to 150°C
ESD Rating	HBM Class 1C JEDEC Standard
MSL Rating	2
Reflow Temperature	260°C

PIN #	PIN NAME	V _{MAX}	V _{MIN}	ISOURCE	I _{SINK}
1	SVD	8V	-0.3V	1mA	10mA
2	PWROK	8V	-0.3V	1mA	1mA
3	ENABLE	3.5V	-0.3V	1mA	1mA
4	IIN2	8V	-0.3V	5mA	1mA
5	SS/DEL2	8V	-0.3V	1mA	1mA
6	VDAC2	3.5V	-0.3V	1mA	1mA
7	OCSET2	8V	-0.3V	1mA	1mA
8	EAOUT2	8V	-0.3V	25mA	10mA
9	FB2	8V	-0.3V	1mA	1mA
10	VOUT2	8V	-0.3V	5mA	25mA
11	VOSEN2+	8V	-0.5V	5mA	1mA
12	VOSEN2-	1.0V	-0.5V	5mA	1mA
13	VOSEN1-	1.0V	-0.5V	5mA	1mA
14	VOSEN1+	8V	-0.5V	5mA	1mA
15	VOUT1	8V	-0.3V	5mA	25mA
16	FB1	8V	-0.3V	1mA	1mA
17	EAOUT1	8V	-0.3V	25mA	10mA
18	OCSET1	8V	-0.3V	1mA	1mA
19	VDAC1	3.5V	-0.3V	1mA	1mA
20	IIN1	8V	-0.3V	5mA	1mA
21	SS/DEL1	8V	-0.3V	1mA	1mA
22	VDRP1	8V	-0.3V	35mA	1mA
23	ROSC/OVP	8V	-0.3V	1mA	1mA
24	LGND	n/a	n/a	20mA	1mA
25	CLKOUT	8V	-0.3V	100mA	100mA
26	PHSOUT	8V	-0.3V	10mA	10mA
27	PHSIN	8V	-0.3V	1mA	1mA
28	VCCL	8V	-0.3V	1mA	20mA
29	VCCLFB	3.5V	-0.3V	1mA	1mA
30	VCCLDRV	10V	-0.3V	1mA	50mA
31	PG	VCCL + 0.3V	-0.3V	1mA	20mA
32	SVC	8V	-0.3V	1mA	1mA

RECOMMENDED OPERATING CONDITIONS FOR RELIABLE OPERATION WITH MARGIN 4.75V \leq VCCL \leq 7.5V, -0.3V \leq VOSEN-x \leq 0.3V, 0 °C \leq T_J \leq 100 °C, 7.75 k Ω \leq Rosc \leq 50 k Ω , Css/DeLx = 0.1uF

ELECTRICAL CHARACTERISTICS

The electrical characteristics involve the spread of values guaranteed within the recommended operating conditions (unless otherwise specified). Typical values represent the median values, which are related to 25 °C.

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
SVID Interface					
SVC & SVD Input Thresholds	Threshold Increasing (Note 1)	0.850	0.950	1.05	V
	Threshold Decreasing (Note 1)	550	650	750	mV
	Threshold Hysteresis (Note 1)	195	300	405	mV
Bias Current	$0V \le V(x) \le 3.5V$, SVD not asserted	-5	0	5	uA
SVD Low Voltage	I(SVD)= 3mA		20	300	mV
SVD Output Fall Time	0.7 x VDDIO to 0.3VDDIO, $1.425V \le$ VDDIO $\le 1.9V$, 10 pF \le Cb ≤ 400 pF, Cb=capacitance of one bus line (Note 1)	20+ 0.1 xCb(pF)		250	ns
Pulse width of spikes suppressed by the input filter	Note 1	97	260	410	ns
Oscillator		•			
PHSOUT Frequency		-10%	See Figure 2	+10%	kHz
ROSC Voltage		0.57	0.600	0.630	V
CLKOUT High Voltage	I(CLKOUT)= -10 mA, measure V(VCCL) – V(CLKOUT).			1	V
CLKOUT Low Voltage	I(CLKOUT)= 10 mA			1	V
PHSOUT High Voltage	I(PHSOUT)= -1 mA, measure V(VCCL) – V(PHSOUT)			1	V
PHSOUT Low Voltage	I(PHSOUT)= 1 mA			1	V
PHSIN Threshold Voltage	Compare to V(VCCL)	30	50	70	%
VDRP1 Buffer Amplifier					
Input Offset Voltage	$V(VDRP1) - V(IIN1), 0.5V \le V(IIN) \le 3.3V$	-8	0	8	mV
Source Current	$0.5V \le V(IIN1) \le 3.3V$	2		30	mA
Sink Current	$0.5V \le V(IIN1) \le 3.3V$	0.2	0.4	0.6	mA
Unity Gain Bandwidth	Note 1		8		MHz
Slew Rate	Note 1		4.7		V/µs
IIN Bias Current		-1	0	1	μA
Remote Sense Differential An	nplifiers				
Unity Gain Bandwidth	Note 1	3.0	6.4	9.0	MHz
Input Offset Voltage	$0.5V \le V(VOSENx+) - V(VOSENx-) \le 1.6V$, Note 2	-3	0	3	mV
Source Current	$0.5V \le V(VOSENx+) - V(VOSENx-) \le 1.6V$	0.5	1	1.7	mA
Sink Current	$0.5V \le V(VOSENx+) - V(VOSENx-) \le 1.6V$	2	12	16	mA
Slew Rate	$0.5V \le V(VOSENx+) - V(VOSENx-) \le 1.6V$	2	4	8	V/us
VOSEN+ Bias Current	0.5 V < V(VOSENx+) < 1.6V		30	50	uA
VOSEN- Bias Current	-0.3V ≤ VOSENx- ≤ 0.3V, All VID Codes		30	55	uA
VOSEN+ Input Voltage Range	V(VCCL)=7V			5.5	V
Low Voltage	V(VCCL) =7V			250	mV
High Voltage	V(VCCL) – V(VOUTx)		0.5	1	V
Soft Start and Delay	•		•		•
Start Delay	Measure Enable to EAOUTx activation	1	2.9	3.5	ms
Start-up Time	Measure Enable activation to PG	3	8	13	ms

PARAMETER	TEST CONDITION	MIN	ТҮР	MAX	UNIT	
OC Delay Time	V(IINx) - V(OCSETx) = 500 mV	300	650	1000	us	
SS/DELx to FBx Input Offset Voltage	With FBx = 0V, adjust V(SS/DELx) until EAOUTx drives high	0.7	1.4	1.9	V	
Charge Current		-30	-50	-70	μA	
OC Delay/VID Off Discharge Currents	Note 1		47		μA	
Fault Discharge Current		2.5	4.5	6.5	μA	
Hiccup Duty Cycle	I(Fault) / I(Charge)	8	10	12	uA/uA	
Charge Voltage		3.5	3.9	4.2	V	
Delay Comparator Threshold	Relative to Charge Voltage, SS/DELx rising Note 1		80		mV	
Delay Comparator Threshold	Relative to Charge Voltage, SS/DELx falling Note 1		130		mV	
Delay Comparator Hysteresis	Note 1		60		mV	
Discharge Comp. Threshold		150	200	300	mV	
Over-Current Comparators			·			
Input Offset Voltage	$1V \le V(OCSETx) \le 3.3V$	-30	0	30	mV	
OCSET Bias Current		-5%	Vrosc(V)*1000 /Rosc(KΩ)	+5%	μA	
2048-4096 Count Threshold	Adjust ROSC value to find threshold		11.4		kΩ	
1024-2048 Count Threshold	Adjust ROSC value to find threshold		32.5		kΩ	
Error Amplifiers						
System Set-Point Accuracy	VID > 1.0V	-0.65		0.65	%	
(Deviation from Table 1, 2, and	$0.8V \le VID \le 1.0V$	-8		+8	mV	
3 per test circuit in Figures 2A & 2B)	0.5V ≤ VID < 0.8V	-9		+9	mV	
Input Offset Voltage	Measure V(FBx) – V(VDACx)). Note 2	-1	0	1	mV	
FB1 Bias Current		-5%	Vrosc(V)*1000 /Rosc(KΩ)	+5%	μA	
FB2 Bias Current		-1	0	1	μΑ	
DC Gain	Note 1	100	110	135	dB	
Bandwidth	Note 1	20	30	40	MHz	
Slew Rate	Note 1	5.5	12	20	V/µs	
Sink Current		0.4	0.85	1	mA	
Source Current		6.0	8.5	13.0	mA	
Maximum Voltage	Measure V(VCCL) – V(EAOUTx)	500	780	950	mV	
Minimum Voltage			120	250	mV	
Open Control Loop Detection Threshold	Measure V(VCCL) - V(EAOUT), Relative to Error Amplifier maximum voltage.	125	300	600	mV	
Open Control Loop Detection Delay	Measure PHSOUT pulse numbers from V(EAOUTx) = V(VCCL) to PG = low.		8		Pulses	
Enable Input			050	100		
Blanking Time	Noise Pulse < 100ns will not register an ENABLE state change. Note 1	75	250	400	ns	
VDAC References			000011/ 77			
Source Currents	Includes I(OCSETx)	-8%	3000*Vrosc(V) / ROSC(kΩ)	+8%	μA	
Sink Currents	Includes I(OCSETx)	-12%	1000*Vrosc(V) / ROSC(kΩ)	+12%	μA	
PG Output						
Under Voltage Threshold - Voutx Decreasing	Reference to VDACx	-365	-315	-265	mV	
Under Voltage Threshold - Voutx Increasing	Reference to VDACx	-325	-275	-225	mV	
Under Voltage Threshold Hysteresis		5	53	110	mV	

Leakage Current V(PG) = 5.5V 0 10 μA VCCL Activation Threshold I(PG) = 4mA, V(PG) = 300mV 1.73 3.5 V Over Voltage Protection (OVP) Comparators 1.60 1.73 1.83 V Voutx Threshold at Power-up 1.60 1.73 1.83 V Voutx Threshold Voltage Compare to V(VDACx) 190 240 280 mV OPF Release Voltage during Normal Compare to V(VDACx) 13 3 20 mV Operation 1.79 1.84 1.89 V V Dynamic VID Detect Comparator Threshold Note 1 25 50 75 mV Propagation Delay to IIN Measure time from V(Voutx) > V(VCCL)-V(ROSC/OVP) 0 1.2 V OVP Power-up High Voltage V(VCCL)-V(ROSC/OVP) 0 1.2 V VVDCDLX: (280mV overdive) to 150 300 nS VIVDACX: (280mV overdive) to 150 300 nS VIVDACX: (280mV overdive) to 150 200 250 mV	PARAMETER	TEST CONDITION	MIN	ТҮР	MAX	UNIT
VCCL Activation Threshold I(PG) = 4mA, V(PG) = 300mV 1.73 3.5 V Over Voltage Protection (OVP) Comparators 1.60 1.73 1.83 V Threshold Power-up 1.60 1.73 1.83 V Voutx Threshold Voltage Compare to V(VDACx) 190 240 280 mV OVP Release Voltage during Normal Opnamic VID down 1.79 1.84 1.89 V Dynamic VID Detect Comparator Threshold Note 1 25 50 75 mV Propagation Delay to IIN Measure time from V(Voutx) > 90 180 ns V(IDACX) (250mV overdrive) to V(INAX) transition to > 0.9 * V(VCCL). V(ROSC/OVP) 0 1.2 V OVP Power-up High Voltage V(VCCL).V(ROSC/OVP) 0 1.2 V V VCDACX) (250mV overdrive) to V(ROSC/OVP) 150 300 nS V(VOCL)-V(ROSC/OVP) 0.5 15 Ω OVP Power-up High Voltage V(VCCL).V(ROSC/OVP) transition to >10. V(ROSC/OVP) transition to >10. V(ROSC/OVP) 150 200	Output Voltage	I(PG) = 4mA		150	300	mV
VCCL Activation Threshold I(PG) = 4mA, V(PG) = 300mV 1.73 3.5 V Over Voltage Protection (OVP) Comparators Threshold at Power-up 1.60 1.73 1.83 V Voutx Threshold Voltage Compare to V(VDACx) 190 240 280 mV OVP Release Voltage during Normal Compare to V(VDACx) -13 3 20 mV OVP Release Voltage during Normal Compare to V(VDACx) -13 3 20 mV Propagation Delay to IIN Measure time from V(Voutx) > V(VDACx) (250mV overdrive) to V(VINACX) (250mV overdrive) to V(VINACX) (250mV overdrive) to V(VINACX) (250mV overdrive) to V(VINACX) (250mV overdrive) to V(VCCL)-V(ROSC/OVP) 150 ns OVP Power-up High Voltage V(VCCL)-V(ROSC/OVP) 0 1.2 V Propagation Delay to OVP Measure time from V(Voutx) > V(VOUX) > V(VCCL)-V(ROSC/OVP) 150 300 nS VVCCLP as (ROSC/OVP) transition to > 1V. 150 300 nS V(VOCL)-V(ROSC/OVP) 150 300 nS VVDACX) (250mV overdrive) to V(ROSC/OVP) 150 300 nS V(ROSC/OVP) 150 20 25 15 </td <td>Leakage Current</td> <td>V(PG) = 5.5V</td> <td></td> <td>0</td> <td>10</td> <td>μA</td>	Leakage Current	V(PG) = 5.5V		0	10	μA
Threshold at Power-up 1.60 1.73 1.83 V Voutx Threshold Voltage Compare to V(VDACx) 190 240 280 mV OVP Release Voltage during Normal Compare to V(VDACx) -13 3 20 mV Operation 1.79 1.84 1.89 V mV Opparatio VID Detect Comparator Threshold Note 1 25 50 75 mV Propagation Delay to IIN Measure time from V(Voutx) > 90 180 ns V(VDACX) (250mV overdrive) to 90 180 ns OVP High Voltage Measure time from V(Voutx) > 90 180 ns V(VOCL).V(ROSC/OVP) 0 1.2 V 00 Propagation Delay to OVP Measure time from V(Voutx) > 150 300 ns V(VOCL).V(ROSC/OVP) 0 1.2 V 00 Propagation Delay to OVP Measure time from V(Voutx) > 150 300 ns V(VOCL).V(ROSC/OVP) 0 1.2 V 0.2 V 0.2 <t< td=""><td>VCCL Activation Threshold</td><td>I(PG) = 4mA, V(PG) = 300mV</td><td></td><td>1.73</td><td>3.5</td><td></td></t<>	VCCL Activation Threshold	I(PG) = 4mA, V(PG) = 300mV		1.73	3.5	
Voutx Threshold Voltage Compare to V(VDACx) 190 240 280 mV OVP Release Voltage during Normal Operation Compare to V(VDACx) -13 3 20 mV Threshold during Dynamic VID down 1.79 1.84 1.89 V Dynamic VID Detect Comparator Threshold Note 1 25 50 75 mV Propagation Delay to IIN Measure time from V(Voutx) > V(VDACx) (250mV overdrive) to V(VOCL). 90 180 ns OVP High Voltage Measure time from V(Voutx) > V(VCCL). 90 180 ns OVP Power-up High Voltage Measure time from V(Voutx) > V(VCCL). 90 180 ns OVP Power-up High Voltage V(VCCL)-V(ROSC/OVP) 0 0.2.2 V Propagation Delay to OVP Measure time from V(Voutx) > V(VOCL)-V(ROSC/OVP) 150 300 nS VINCACX (250mV overdrive) to V(ROSC/OVP) transition to >1V. 150 200 250 mV Dreshold Voltage V(Voutx) < [V(VOXEN) < [V(VOSENx+) – V(SEN-Open Sense Line Detection Active Comparator Threshold 150 200 200 500	Over Voltage Protection (OVP) Cor	nparators				
OVP Release Voltage during Normal Operation Compare to V(VDACx) -13 3 20 mV Operation 1.79 1.84 1.89 V Dynamic VID Detect Comparator Threshold Note 1 25 50 75 mV Propagation Delay to IIN Measure time from V(Voutx) > V(VDACx) (250mV overdrive) to V(INIX) transition to > 0.9* 90 180 ns OVP Power-up High Voltage Measure V(VCCL)-V(ROSC/OVP) 0 1.2 V OVP Power-up High Voltage V(VOCLD*V)=18V. Measure V(VCCLD-V(ROSC/OVP) 0 1.2 V Propagation Delay to OVP Measure time from V(Voutx) > V(VOCLD-V(ROSC/OVP) 0 1.2 V Propagation Delay to OVP Measure time from V(Voutx) > V(VOCLD-V(ROSC/OVP) 150 300 nS MVDSEN. (250M Overdrive) to V(VOSCL).V(ROSC/OVP) 5 15 Ω Dense Line Detection Active Comparator Threshold Voltage 150 200 250 mV VOSEN. Open Sense Line Comparator Threshold 0.35 0.385 0.42 V VOSEN. Open Sense Line Comparator Compare to V(VCCL) 87	Threshold at Power-up		1.60	1.73	1.83	V
OperationInterfaceInterfaceThreshold during Dynamic VID down1.791.841.89VDynamic VID Detect Comparator ThresholdNote 1255075mVPropagation Delay to IINMeasure time from V(Voutx) > V(VDACx) (250mV overdrive) to V(IUX) transition to > 0.9* V(VCCL)-V(ROSC/OVP)901.80nsOVP High VoltageMeasure V(VCCL)-V(ROSC/OVP)01.2.2VOVP Power-up High VoltageV(VCCLD-V(ROSC/OVP)00.2.2VPropagation Delay to OVPMeasure time from V(Voutx) > V(VCCL)-V(ROSC/OVP)150300nSPropagation Delay to OVPMeasure time from V(Voutx) > V(VOACx) (250mV overdrive) to V(VOACX) (200500700Benese Line Detection Active Comparator Threshold	Voutx Threshold Voltage	Compare to V(VDACx)	190	240	280	mV
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		Compare to V(VDACx)	-13	3	20	mV
			1.79	1.84	1.89	V
Propagation Delay to IINMeasure time from V(Voutx) > (V(DACx) (250mV overdrive) to V(VDACx) (250mV overdrive) to V(VCCL).*V(ROSC/OVP)90180nsOVP High VoltageMeasure V(VCCL)-V(ROSC/OVP)01.2VOVP Power-up High VoltageV(VCCLDRV)=1.8V. Measure V(VCCL)-V(ROSC/OVP)00.2VPropagation Delay to OVPMeasure time from V(Voutx) > V(VDACx) (250mV overdrive) to V(VDACx) (250mV overdrive) to V(VDACx) (250mV overdrive) to V(ROSC/OVP) transition to >10.2150300nSDependence150200250mV150200250mVIIN Pull-up ResistanceV(Voutx) < [V(VOSENx+) - V(LGND)] / 23562.590mVOffset VoltageV(Voutx) < [V(VOSENx+) - V(LGND)] / 23562.590mVOVSEN+ Open Sense Line Comparator Threshold Voltage0.350.3850.42VVCOSEN- Open Sense Line Comparator Threshold0.350.3850.42VVCCLR Buias Current1030mAVCCLPR Sink Current0VCCLRB Bias Current1030mAVCLDRV Sink Current1030mAVUCO Stop ThresholdCompare to V(VCCL)81.085.089.0%UVLO Stop ThresholdCompare to V(VCCL)7.08.259.5%VCCLPR Sink Current0.80.991.2VVThreshold Increasing0.80.991.2VThreshold Increasing0.80.991.2V <td>. .</td> <td>old Note 1</td> <td>25</td> <td></td> <td></td> <td>mV</td>	. .	old Note 1	25			mV
OVP Power-up High VoltageV(VCCLDRV)=1.8V. Measure V(VCCL)-V(ROSC/OVP)00.2VPropagation Delay to OVPMeasure time from V(Voutx) > V(VDACx) (250mV overdrive) to V(ROSC/OVP) transition to >1V.150300nSIIN Pull-up Resistance515ΩOpen Sense Line DetectionSense Line Detection Active Comparator Threshold Voltage150200250mVOffset VoltageV(Voutx) < [V(VOSENx+) – V(LGND)] / 23562.590mVVOSEN- Open Sense Line Comparator Threshold0.350.3850.42VVOSEN- Open Sense Line Comparator Threshold0.350.3850.42VVOSEN- Open Sense Line Comparator Threshold0.350.3850.42VVCL Regulator Amplifier01030mAVCCL Regulator Amplifier-101uAVCCLFB Bias Current-101uAVULO Start ThresholdCompare to V(VCCL)81.085.097.0VULO Start ThresholdCompare to V(VCCL)81.085.095UVLO Stap ThresholdCompare to V(VCCL)7.08.259.5PhysicesisCompare to V(VCCL)7.08.259.5PMBLE, PWROK Inputs0.80.991.2VThreshold Increasing1.381.651.94VThreshold Hysteresis0V ≤ V(x) ≤ 3.5V, SVC not asserted505Bias Current0V ≤ V(x) ≤ 3.5V, SVC not asserted	Propagation Delay to IIN	Measure time from V(Voutx) > V(VDACx) (250mV overdrive) to V(IINx) transition to > 0.9 *				ns
V(VCCL)-V(ROSC/OVP)Image: Constraint of the second se	OVP High Voltage	Measure V(VCCL)-V(ROSC/OVP)	0		1.2	V
Propagation Delay to OVPMeasure time from V(Voutx) > V(VDACx) (250mV overdrive) to V(ROSC/OVP) transition to >1V.150300nSIIN Pull-up Resistance515ΩOpen Sense Line DetectionSense Line Detection Active Comparator Threshold Voltage150200250mVSense Line Detection Active Comparator V(LGND)] / 2150200250mVOpen Sense Line Detection Active Comparator V(LGND)] / 2V(Voutx) < [V(VOSENx+) - V(LGND)] / 23562.590mVVOSEN+ Open Sense Line Comparator 	OVP Power-up High Voltage		0		0.2	V
Open Sense Line DetectionSense Line Detection Active Comparator Threshold Voltage150200250mVSense Line Detection Active Comparator Verset VoltageV(Voutx) < [V(VOSENx+) - V(LGND)] / 23562.590mVVOSEN- Open Sense Line Comparator ThresholdCompare to V(VCCL)8789.592%VOSEN-Open Sense Line Comparator Threshold0.350.3850.42VVOSEN-Open Sense Line Comparator Threshold0.350.3850.42VVCOLP Geulator Amplifier Reference Feedback Voltage1.151.21.25VVCCLPB Bias Current-101uAVCCLDRV Sink Current1030mAUVLO Start ThresholdCompare to V(VCCL)89.093.597.0%UVLO Stop ThresholdCompare to V(VCCL)81.085.089.0%HysteresisCompare to V(VCCL)7.08.259.5%ENABLE, PWROK Inputs1.381.651.94VThreshold Decreasing0.80.991.2VThreshold Hysteresis470620770mVBias Current0V < V(x) ≤ 3.5V, SVC not asserted	Propagation Delay to OVP	Measure time from V(Voutx) > V(VDACx) (250mV overdrive) to		150	300	nS
Sense Line Detection Active Comparator Threshold Voltage150200250mVSense Line Detection Active Comparator Offset Voltage $V(Voutx) < [V(VOSENx+) - V(LGND)] / 2$ 3562.590mVVOSEN+ Open Sense Line Comparator ThresholdCompare to $V(VCCL)$ 8789.592%VOSEN- Open Sense Line Comparator 	IIN Pull-up Resistance			5	15	Ω
Threshold VoltageV(Voutx) < [V(VOSENx+) - V(LGND)] / 23562.590mVOffset VoltageV(Voutx) < [V(VOSENx+) - V(LGND)] / 23562.590mVVOSEN+ Open Sense Line Comparator ThresholdCompare to V(VCCL)8789.592%VOSEN- Open Sense Line Comparator Threshold0.350.3850.42VVOSEN- Open Sense Line Comparator Threshold0.350.3850.42VVCSEN- Open Sense Line Comparator Threshold1.051.21.25VVCCL Regulator AmplifierReference Feedback Voltage1.151.21.25VVCCLPB Bias Current-101uAVCCLDRV Sink Current1030mAUVLO Start ThresholdCompare to V(VCCL)89.093.597.0UVLO Stop ThresholdCompare to V(VCCL)81.085.089.0HysteresisCompare to V(VCCL)81.085.089.0ENABLE, PWROK Inputs1.381.651.94VThreshold Increasing1.381.651.94VThreshold Decreasing0.40V ≤ V(x) ≤ 3.5V, SVC not asserted-505Bias Current0V ≤ V(x) ≤ 3.5V, SVC not asserted-505uAPWROK VFIX Mode Threshold0V ≤ V(x) ≤ 3.5V, SVC not asserted-505uAPWROK VFIX Mode Threshold0V ≤ V(x) ≤ 3.5V, SVC not asserted-505uAPWROK VFIX Mode Threshold0V	Open Sense Line Detection					
Sense Line Detection Active Comparator Offset Voltage $V(Voutx) < [V(VOSENx+) - V(LGND)]/2$ 3562.590mVVOSEN+ Open Sense Line Comparator ThresholdCompare to $V(VCCL)$ 8789.592%VOSEN- Open Sense Line Comparator Threshold0.350.3850.42VVOSEN- Open Sense Line Comparator Threshold0.350.3850.42VVOSEN- Open Sense Line Comparator Threshold0.350.3850.42VVCCL Regulator Amplifier01.151.21.25VVCCL Regulator Amplifier-101uAVCCLFB Bias Current-101uAVCCLDRV Sink Current1030mAUVLO Start ThresholdCompare to V(VCCL)89.093.597.0VULO Stop ThresholdCompare to V(VCCL)81.085.089.0HysteresisCompare to V(VCCL)81.085.089.0Threshold Increasing1.381.651.94VThreshold Increasing0.80.991.2VThreshold Hysteresis0V ≤ V(x) ≤ 3.5V, SVC not asserted-505uAPWROK VFIX Mode Threshold0V ≤ V(x) ≤ 3.5V, SVC not asserted-505uAPWROK VFIX Mode Threshold0V ≤ V(x) ≤ 3.5V, SVC not asserted-505uAPWROK VFIX Mode ThresholdCV2.35V, SVC not asserted-505uAPWROK VFIX Mode ThresholdCV2.35V, SVC not asse	Sense Line Detection Active Comparator Threshold Voltage		150	200	250	mV
ThresholdImage: constraint of the sholdImage: constraint of the sholdImage: constraint of the sholdVOSEN- Open Sense Line Comparator Threshold0.350.3850.42VSense Line Detection Source CurrentsV(Voutx) = 100mV200500700UAVCCL Regulator AmplifierReference Feedback Voltage1.151.21.25VVCCLFB Bias Current-101uAVCCLDRV Sink Current1030mAUVLO Start ThresholdCompare to V(VCCL)89.093.597.0%UVLO Stop ThresholdCompare to V(VCCL)81.085.089.0%HysteresisCompare to V(VCCL)7.08.259.5%ENABLE, PWROK InputsThreshold Increasing1.381.651.94VThreshold Decreasing0V ≤ V(x) ≤ 3.5V, SVC not asserted-505uAPWROK VFIX Mode Threshold0V ≤ V(x) ≤ 3.5V, SVC not asserted-505uAPWROK VFIX Mode Threshold3.3V $\frac{(VCCL + 3.3)(V)}{(2)}$ VCCL + 3.3)(V)/2VGeneral	Sense Line Detection Active Comparator Offset Voltage		35	62.5	90	mV
ThresholdV(Voutx) = 100mV200500700uAVCCL Regulator AmplifierReference Feedback Voltage1.151.21.25VVCCLFB Bias Current-101uAVCCLDRV Sink Current1030mAUVLO Start ThresholdCompare to V(VCCL)89.093.597.0%UVLO Stop ThresholdCompare to V(VCCL)81.085.089.0%HysteresisCompare to V(VCCL)7.08.259.5%ENABLE, PWROK InputsThreshold Increasing1.381.651.94VThreshold Decreasing0.80.991.2VThreshold Hysteresis0V ≤ V(x) ≤ 3.5V, SVC not asserted-505uAPWROK VFIX Mode Threshold0V ≤ V(x) ≤ 3.5V, SVC not asserted-505uAGeneral3.3V(VCCL +3.3)(V) /2VCCLVVV	VOSEN+ Open Sense Line Comparator Threshold	Compare to V(VCCL)	87	89.5	92	%
VCCL Regulator AmplifierReference Feedback Voltage1.151.21.25VVCCLFB Bias Current-101uAVCCLDRV Sink Current1030mAUVLO Start ThresholdCompare to V(VCCL)89.093.597.0%UVLO Stop ThresholdCompare to V(VCCL)81.085.089.0%HysteresisCompare to V(VCCL)7.08.259.5%ENABLE, PWROK InputsThreshold Increasing1.381.651.94VThreshold Decreasing0.80.991.2VThreshold Hysteresis0V ≤ V(x) ≤ 3.5V, SVC not asserted-505uAPWROK VFIX Mode Threshold $0V \le V(x) \le 3.5V$, SVC not asserted-505uAPWROK VFIX Mode Threshold3.3V(VCCL +3.3)(V) / 2VV-3.3VVCCL +3.3)(V) 	VOSEN- Open Sense Line Comparator Threshold		0.35	0.385	0.42	V
Reference Feedback Voltage1.151.21.25VVCCLFB Bias Current-101uAVCCLDRV Sink Current1030mAUVLO Start ThresholdCompare to V(VCCL)89.093.597.0UVLO Stop ThresholdCompare to V(VCCL)81.085.089.0HysteresisCompare to V(VCCL)7.08.259.5ENABLE, PWROK InputsThreshold Increasing1.381.651.94VThreshold Decreasing0.80.991.2VBias Current0V ≤ V(x) ≤ 3.5V, SVC not asserted-505uAPWROK VFIX Mode Threshold $0V \le V(x) \le 3.5V, SVC$ not asserted-505uAGeneral	Sense Line Detection Source Currents	V(Voutx) = 100mV	200	500	700	uA
VCCLFB Bias Current-101UAVCCLDRV Sink Current1030mAUVLO Start ThresholdCompare to V(VCCL)89.093.597.0%UVLO Stop ThresholdCompare to V(VCCL)81.085.089.0%HysteresisCompare to V(VCCL)7.08.259.5%ENABLE, PWROK InputsThreshold Increasing1.381.651.94VThreshold Decreasing0.80.991.2VThreshold Hysteresis0V ≤ V(x) ≤ 3.5V, SVC not asserted-505uAPWROK VFIX Mode Threshold0V ≤ V(x) ≤ 3.5V, SVC not asserted-505uAGeneral0000000	VCCL Regulator Amplifier					
VCCLDRV Sink Current1030mAUVLO Start ThresholdCompare to V(VCCL) 89.0 93.5 97.0 %UVLO Stop ThresholdCompare to V(VCCL) 81.0 85.0 89.0 %HysteresisCompare to V(VCCL) 7.0 8.25 9.5 %ENABLE, PWROK InputsThreshold Increasing 1.38 1.65 1.94 VThreshold Decreasing 0.8 0.99 1.2 VThreshold Hysteresis 470 620 770 mVBias Current $0V \le V(x) \le 3.5V$, SVC not asserted -5 0 5 uA PWROK VFIX Mode Threshold $V(x) \le 3.5V$, SVC not asserted -5 0 5 uA General	Reference Feedback Voltage		1.15	1.2	1.25	V
UVLO Start ThresholdCompare to V(VCCL) 89.0 93.5 97.0 $\%$ UVLO Stop ThresholdCompare to V(VCCL) 81.0 85.0 89.0 $\%$ HysteresisCompare to V(VCCL) 7.0 8.25 9.5 $\%$ ENABLE, PWROK InputsThreshold Increasing 1.38 1.65 1.94 VThreshold Decreasing 0.8 0.99 1.2 VThreshold Hysteresis $0V \le V(x) \le 3.5V$, SVC not asserted -5 0 5 uA PWROK VFIX Mode Threshold $0V \le V(x) \le 3.5V$, SVC not asserted -5 0 5 uA General	VCCLFB Bias Current		-1	0	1	uA
UVLO Stop ThresholdCompare to V(VCCL) 81.0 85.0 89.0 $\%$ HysteresisCompare to V(VCCL) 7.0 8.25 9.5 $\%$ ENABLE, PWROK InputsThreshold Increasing 1.38 1.65 1.94 VThreshold Decreasing 0.8 0.99 1.2 VThreshold Hysteresis 470 620 770 mVBias Current $0V \le V(x) \le 3.5V$, SVC not asserted -5 0 5 uA PWROK VFIX Mode Threshold $3.3V$ $(VCCL + 3.3)(V) / 2$ $VCCL + 3.3)(V) / 2$ V General	VCCLDRV Sink Current		10	30		mA
HysteresisCompare to V(VCCL)7.08.259.5%ENABLE, PWROK InputsThreshold Increasing1.381.651.94VThreshold Decreasing0.80.991.2VThreshold Hysteresis470620770mVBias Current $0V \le V(x) \le 3.5V$, SVC not asserted-505uAPWROK VFIX Mode Threshold $3.3V$ $(VCCL + 3.3)(V) + 3.3)(V)$	UVLO Start Threshold	Compare to V(VCCL)	89.0	93.5	97.0	%
ENABLE, PWROK InputsThreshold Increasing1.381.651.94VThreshold Decreasing0.80.991.2VThreshold Hysteresis470620770mVBias Current $0V \le V(x) \le 3.5V$, SVC not asserted-505uAPWROK VFIX Mode Threshold3.3V $(VCCL + 3.3)(V) / 2$ VGeneral	UVLO Stop Threshold	Compare to V(VCCL)	81.0	85.0	89.0	%
Threshold Increasing1.381.651.94VThreshold Decreasing0.80.991.2VThreshold Hysteresis470620770mVBias Current $0V \le V(x) \le 3.5V$, SVC not asserted-505uAPWROK VFIX Mode Threshold $3.3V$ $(VCCL + 3.3)(V) / 2$ VCCL VVGeneral	Hysteresis	Compare to V(VCCL)	7.0	8.25	9.5	%
Threshold Decreasing 0.8 0.99 1.2 VThreshold Hysteresis 470 620 770 mVBias Current $0V \le V(x) \le 3.5V$, SVC not asserted -5 0 5 uA PWROK VFIX Mode Threshold $3.3V$ $(VCCL + 3.3)(V) / 2$ $VCCL + 3.3)(V) / 2$ $VCCL + 3.3)(V) / 2$ General	ENABLE, PWROK Inputs					
Threshold Hysteresis470620770mVBias Current $0V \le V(x) \le 3.5V$, SVC not asserted-505uAPWROK VFIX Mode Threshold $3.3V$ $(VCCL + 3.3)(V) / 2$ VCCL VVGeneral	Threshold Increasing		1.38	1.65	1.94	V
Bias Current $0V \le V(x) \le 3.5V$, SVC not asserted-505uAPWROK VFIX Mode Threshold $3.3V$ $(VCCL + 3.3)(V) / 2$ $VCCL V$ General	Threshold Decreasing		0.8	0.99	1.2	V
PWROK VFIX Mode Threshold 3.3V (VCCL +3.3)(V) / 2 VCCL V General <	Threshold Hysteresis		470	620	770	mV
General	Bias Current	$0V \le V(x) \le 3.5V$, SVC not asserted	-5	0	5	uA
	PWROK VFIX Mode Threshold		3.3V	+3.3)(V)	VCCL	V
VCCL Supply Current 4 10 15 mA	General					
	VCCL Supply Current		4	10	15	mA

Note 1: Guaranteed by design, but not tested in production

Note 2: VDACx Outputs are trimmed to compensate for Error & Amp Remote Sense Amp input offsets

PHSOUT FREQUENCY VS RROSC CHART




Figure 2 - Phout Frequency vs. RROSC chart

IR3504

SYSTEM SET POINT TEST

Converter output voltage is determined by the system set point voltage which is the voltage that appears at the FBx pins when the converter is in regulation. The set point voltage includes error terms for the VDAC digital-toanalog converters, Error Amp input offsets, and Remote Sense input offsets. The voltage appearing at the VDACx pins <u>is not</u> the system set point voltage. System set point voltage test circuits for Outputs 1 and 2 are shown in Figures 3A and 3B.




Figure 3A - Output 1 System Set Point Test Circuit




Figure 3B - Output 2 System Set Point Test Circuit

IR3504

SYSTEM THEORY OF OPERATION

PWM Control Method

The PWM block diagram of the *xPHASE3*[™] architecture is shown in Figure 4. Feed-forward voltage mode control with trailing edge modulation is used. A high-gain wide-bandwidth voltage type error amplifier in the Control IC is used for the voltage control loop. Input voltage is sensed in phase ICs and feed-forward control is realized. The PWM ramp slope will change with the input voltage automatically compensating for changes in the input voltage. The input voltage can change due to variations in the silver box output voltage or due to the wire and PCB-trace voltage drop related to changes in load current.





Figure 4 - PWM Block Diagram

Frequency and Phase Timing Control

The oscillator is located in the Control IC and the system clock frequency is programmable from 250 kHz to 9 MHZ by an external resistor. The control IC system clock signal (CLKOUT) is connected to CLKIN of all the phase ICs. The phase timing of the phase ICs is controlled by the daisy chain loop, where control IC phase clock output (PHSOUT) is connected to the phase clock input (PHSIN) of the first phase IC, and PHSOUT of the first phase IC is connected to PHSIN of the second phase IC, etc. The last phase IC (PHSOUT) is connected back to PHSIN of the control IC to complete the loop. During power up, the control IC sends out clock signals from both CLKOUT and PHSOUT pins and detects the feedback at PHSIN pin to determine the phase number and monitors for any fault in the daisy chain loop. Figure 5 shows the phase timing for a four phase converter.

International **TOR** Rectifier

Control IC CLKOUT (Phase IC CLKIN)
Control IC PHSOUT (Phase IC1 PHSIN)
Phase IC1 PWM Latch SET
Phase IC 1 PHSOUT (Phase IC2 PHSIN)
Phase IC 2 PHSOUT (Phase IC3 PHSIN)
Phase IC 3 PHSOUT (Phase IC4 PHSIN)
Phase IC4 PHSOUT (Control IC PHSIN)



PWM Operation

The PWM comparator is located in the phase IC. Upon receiving the falling edge of a clock pulse, the PWM latch is set; the PWM ramp voltage begins to increase; the low side driver is turned off, and the high side driver is then turned on after the non-overlap time. When the PWM ramp voltage exceeds the error amplifier's output voltage, the PWM latch is reset. This turns off the high side driver and then turns on the low side driver after the non-overlap time; it activates the ramp discharge clamp, which quickly discharges the internal PWM ramp capacitor to the output voltage of share adjust amplifier in phase IC until the next clock pulse.

The PWM latch is reset dominant allowing all phases to go to zero duty cycle within a few tens of nanoseconds in response to a load step decrease. Phases can overlap and go up to 100% duty cycle in response to a load step increase with turn-on gated by the clock pulses. An error amplifier output voltage greater than the common mode input range of the PWM comparator results in 100% duty cycle regardless of the voltage of the PWM ramp. This arrangement guarantees the error amplifier is always in control and can demand 0 to 100% duty cycle as required. It also favors response to a load step decrease which is appropriate given the low output to input voltage ratio of most systems. The inductor current will increase much more rapidly than decrease in response to load transients.

This control method is designed to provide "single cycle transient response" where the inductor current changes in response to load transients within a single switching cycle maximizing the effectiveness of the power train and minimizing the output capacitor requirements. An additional advantage of the architecture is that differences in ground or input voltage at the phases have no effect on operation since the PWM ramps are referenced to VDAC.

Figure 6 depicts PWM operating waveforms under various conditions.

IR3504




Figure 6 PWM Operating Waveforms

Body Braking[™]

In a conventional synchronous buck converter, the minimum time required to reduce the current in the inductor in response to a load step decrease is;

$$T_{SLEW} = \frac{L * (I_{MAX} - I_{MIN})}{V_O}$$

The slew rate of the inductor current can be significantly increased by turning off the synchronous rectifier in response to a load step decrease. The switch node voltage is then forced to decrease until conduction of the synchronous rectifier's body diode occurs. This increases the voltage across the inductor from Vout to Vout + $V_{\text{BODYDIODE}}$. The minimum time required to reduce the current in the inductor in response to a load transient decrease is now;

$$T_{SLEW} = \frac{L^* (I_{MAX} - I_{MIN})}{V_O + V_{BODYDIODE}}$$

Since the voltage drop in the body diode is often higher than output voltage, the inductor current slew rate can be increased by 2X or more. This patent pending technique is referred to as "body braking" and is accomplished through the "body braking comparator" located in the phase IC. If the error amplifier's output voltage drops below the VDAC voltage or a programmable voltage, this comparator turns off the low side gate driver.

Lossless Average Inductor Current Sensing

Inductor current can be sensed by connecting a series resistor and a capacitor network in parallel with the inductor and measuring the voltage across the capacitor, as shown in Figure 7. The equation of the sensing network is,

$$v_C(s) = v_L(s) \frac{1}{1 + sR_{CS}C_{CS}} = i_L(s) \frac{R_L + sL}{1 + sR_{CS}C_{CS}}$$

Usually the resistor Rcs and capacitor Ccs are chosen so that the time constant of Rcs and Ccs equals the time constant of the inductor which is the inductance L over the inductor DCR (RL). If the two time constants match, the voltage across Ccs is proportional to the current through L, and the sense circuit can be treated as if only a sense resistor with the value of RL was used. The mismatch of the time constants does not affect the measurement of inductor DC current, but affects the AC component of the inductor current.




Figure 7 Inductor Current Sensing and Current Sense Amplifier

The advantage of sensing the inductor current versus high side or low side sensing is that actual output current being delivered to the load is obtained rather than peak or sampled information about the switch currents. The output voltage can be positioned to meet a load line based on real time information. Except for a sense resistor in series with the inductor, this is the only sense method that can support a single cycle transient response. Other methods provide no information during either load increase (low side sensing) or load decrease (high side sensing).

An additional problem associated with peak or valley current mode control for voltage positioning is that they suffer from peak-to-average errors. These errors will show in many ways but one example is the effect of frequency variation. If the frequency of a particular unit is 10% low, the peak to peak inductor current will be 10% larger and the output impedance of the converter will drop by about 10%. Variations in inductance, current sense amplifier bandwidth, PWM prop delay, any added slope compensation, input voltage, and output voltage are all additional sources of peak-to-average errors.

Current Sense Amplifier

A high speed differential current sense amplifier is located in the phase IC, as shown in Figure 7. Its gain is nominally 34 at 25°C, and the 3850 ppm/°C increase in inductor DCR should be compensated in the voltage loop feedback path.

The current sense amplifier can accept positive differential input up to 50mV and negative up to -10mV before clipping. The output of the current sense amplifier is summed with the DAC voltage and sent to the control IC and other phases through an on-chip $3K\Omega$ resistor connected to the ISHARE pin. The ISHARE pins of all the phases are tied together and the voltage on the share bus represents the average current through all the inductors and is used by the control IC for voltage positioning and current limit protection.

Average Current Share Loop

Current sharing between phases of the converter is achieved by the average current share loop in each phase IC. The output of the current sense amplifier is compared with average current at the share bus. If current in a phase is smaller than the average current, the share adjust amplifier of the phase will pull down the starting point of the PWM ramp thereby increasing its duty cycle and output current; if current in a phase is larger than the average current, the share adjust amplifier of the phase will pull up the starting point of the PWM ramp thereby decreasing its duty cycle and output current; if current in a phase is larger than the average current, the share adjust amplifier of the phase will pull up the starting point of the PWM ramp thereby decreasing its duty cycle and output current. The current share amplifier is internally compensated so that the crossover frequency of the current share loop is much slower than that of the voltage loop and the two loops do not interact.

IR3504 THEORY OF OPERATION

Block Diagram

The Block diagram of the IR3504 is shown in Figure 8. The following discussions are applicable to either output plane unless otherwise specified.

Serial VID Control

The two Serial VID Interface (SVID) pins SVC and SVD are used to program the Boot VID voltage upon assertion of ENABLE while PWROK is de-asserted. See Table 1 for the 2-bit Boot VID codes. Both VDAC1 and VDAC2 voltages will be programmed to the Boot VID code until PWROK is asserted. The Boot VID code is stored by the IR3504 to be utilized again if PWROK is de-asserted.

Serial VID communication from the processor is enabled after the PWROK is asserted. Addresses and data are serially transmitted in 8-bit words. The IR3504 has three fixed addresses to control VDAC1, VDAC2, or both VDAC1 and VDAC2 (See Table 6 for addresses). The first data bit of the SVID data word represents the PSI_L bit and will be ignored by the IR3504 therefore this system will never enter a power-saving mode. The remaining data bits SVID[6:0] select the desired VDACx regulation voltage as defined in Table 3. SVID[6:0] are the inputs to the Digital-to-Analog Converter (DAC) which then provides an analog reference voltage to the transconductance type buffer amplifier. This VDACx buffer provides a system reference on the VDACx pin. The VDACx voltage along with error amplifier and remote sense differential amplifier input offsets are post-package trimmed to provide a 0.5% system set-point accuracy, as measured in Figures 3A and 3B. VDACx slew rates are programmable by properly selecting external series RC compensation networks located between the VDACx and the LGND pins. The VDACx source and sink currents are derived off the external oscillator frequency setting resistor, R_{ROSC} . The programmable slew rate enables the IR3504 to smoothly transition the regulated output voltage throughout VID transitions. This results in power supply input and output capacitor inrush currents along with output voltage overshoot to be well controlled.

The two Serial VID Interface (SVID) pins SVC and SVD can also program the VFIX VID voltage upon assertion of ENABLE while PWROK is equal to VCCL. See Table 2 for the 2-bit VFIX VID codes. Both VDAC1 and VDAC2 voltages will be programmed to the VFIX code.

The SVC and SVD pins require external pull-up biasing and should not be floated.

Output 1 (VDD) Adaptive Voltage Positioning

The IR3504 provides Adaptive Voltage Positioning (AVP) on the output1 plane only. AVP helps reduces the peak to peak output voltage excursions during load transients and reduces load power dissipation at heavy load. The circuitry related to the voltage positioning is shown in Figure 9. Resistor R_{FB1} is connected between the error amplifiers inverting input pin FB1 and the remote sense differential amplifier output, VOUT1. An internal current sink on the FB1 pin along with R_{FB1} provides programmability of a fixed offset voltage above the VDAC1 voltage. The offset voltage generated across R_{FB1} forces the converter's output voltage higher to maintain a balance at the error amplifiers inputs. The FB1 sink current is derived by the external resistor R_{ROSC} that programs the oscillator frequency.

The VDRP1 pin voltage is a buffered reproduction of the IIN1 pin which is connected to the current share bus ISHARE. The voltage on ISHARE represents the system average inductor current information. At each phase IC, an RC network across the inductor provides current information which is gained up 32.5X and then added to the VDAC_X voltage. This phase current information is provided on the ISHARE bus via a 3K resistor in the phase ICs.

IR3504




Figure 8 Block Diagram

Table 1 – 2-bit Boot VID codes


SVC	SVD	Output Voltage(V)
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8


Table 2 – VFIX mode 2 bit VID Codes

SVC	SVD	Output Voltage(V)
0	0	1.4
0	1	1.2
1	0	1.0
1	1	0.8

Table 3 - AMD 7 BIT SVID CODES

SVID [6:0]	Voltage (V)	SVID [6:0]	Voltage (V)	 SVID [6:0]	Voltage (V)	SVID [6:0]	Voltage (V)
000_0000	1.5500	010_0000	1.1500	100_0000	0.7500	110_0000	0.5000
000_0001	1.5375	010_0001	1.1375	100_0001	0.7375	110_0001	0.5000
000_0010	1.5250	010_0010	1.1250	100_0010	0.7250	110_0010	0.5000
000_0011	1.5125	010_0011	1.1125	100_0011	0.7125	110_0011	0.5000
000_0100	1.5000	010_0100	1.1000	100_0100	0.7000	110_0100	0.5000
000_0101	1.4875	010_0101	1.0875	100_0101	0.6875	110_0101	0.5000
000_0110	1.4750	010_0110	1.0750	100_0110	0.6750	110_0110	0.5000
000_0111	1.4625	010_0111	1.0625	100_0111	0.6625	110_0110	0.5000
000_1000	1.4500	010_1000	1.0500	100_1000	0.6500	110_1000	0.5000
000_1001	1.4375	010_1001	1.0375	100_1001	0.6375	110_1001	0.5000
000_1010	1.4250	010_1010	1.0250	100_1010	0.6250	110_1010	0.5000
000_1011	1.4125	010_1011	1.0125	100_1011	0.6125	110_1011	0.5000
000_1100	1.4000	010_1100	1.0000	100_1100	0.6000	110_1100	0.5000
000_1101	1.3875	010_1101	0.9875	100_1101	0.5875	110_1101	0.5000
000_1110	1.3750	010_1110	0.9750	100_1110	0.5750	110_1110	0.5000
000_1111	1.3625	010_1111	0.9625	100_1111	0.5625	110_1111	0.5000
001_0000	1.3500	011_0000	0.9500	101_0000	0.5500	111_0000	0.5000
001_0001	1.3375	011_0001	0.9375	101_0001	0.5375	111_0001	0.5000
001_0010	1.3250	011_0010	0.9250	101_0010	0.5250	111_0010	0.5000
001_0011	1.3125	011_0011	0.9125	101_0011	0.5125	111_0011	0.5000
001_0100	1.3000	011_0100	0.9000	101_0100	0.5000	111_0100	0.5000
001_0101	1.2875	011_0101	0.8875	101_0101	0.5000	111_0101	0.5000
001_0110	1.2750	011_0110	0.8750	101_0110	0.5000	111_0110	0.5000
001_0111	1.2625	011_0111	0.8625	101_0111	0.5000	111_0111	0.5000
001_1000	1.2500	011_1000	0.8500	101_1000	0.5000	111_1000	0.5000
001_1001	1.2375	011_1001	0.8375	101_1001	0.5000	111_1001	0.5000
001_1010	1.2250	011_1010	0.8250	101_1010	0.5000	111_1010	0.5000
001_1011	1.2125	011_1011	0.8125	101_1011	0.5000	 111_1011	0.5000
001_1100	1.2000	011_1100	0.8000	101_1100	0.5000	 111_1100	OFF
001_1101	1.1875	011_1101	0.7875	101_1101	0.5000	111_1101	OFF
001_1110	1.1750	011_1110	0.7750	101_1110	0.5000	111_1110	OFF
001_1111	1.1625	011_1111	0.7625	101_1111	0.5000	111_1111	OFF








Figure 10 Temperature compensation of Output1 inductor DCR

Output 1 (VDD) Adaptive Voltage Positioning (continued)

The voltage difference between VDRP1 and FB1 represents the gained up average current information. Placing a resistor R_{DRP1} between VDRP1 and FB1 converts the gained up current information (in the form of a voltage) into a current forced onto the FB1 pin. This current, which can be calculated using (VDRP1-VDAC1) / R_{DRP1} , will vary the offset voltage produced across R_{FB1} . Since the error amplifier will force the loop to maintain FB1 to equal the VDAC1 reference voltage, the output regulation voltage will be varied. When the load current increases, the adaptive positioning voltage V(VDRP1) increases accordingly. (VDRP1-VDAC1) / R_{DRP1} increases the voltage drop across the feedback resistor R_{FB1} , and makes the output voltage lower proportional to the load current. The positioning voltage can be programmed by the resistor R_{DRP1} so that the droop impedance produces the desired converter output impedance. The offset and slope of the converter output impedance are referenced to VDAC1 and are not affected by changes in the VDAC1 voltage.

Output1 Inductor DCR Temperature Compensation

A negative temperature coefficient (NTC) thermistor can be used for output1 inductor DCR temperature compensation. The thermistor should be placed close to the output1 inductors and connected in parallel with the feedback resistor, as shown in Figure 10. The resistor in series with the thermistor is used to reduce the nonlinearity of the thermistor.

Remote Voltage Sensing

 $VOSEN_{X^+}$ and $VOSEN_{X^-}$ are used for remote sensing and connected directly to the load. The remote sense differential amplifiers are high speed, have low input offset and low input bias currents to ensure accurate voltage sensing and fast transient response.

Start-up Sequence

The IR3504 has a programmable soft-start function to limit the surge current during the converter start-up. A capacitor connected between the SS/DEL_x and LGND pins controls soft start timing, over-current protection delay and hiccup mode timing. Constant current sources and sinks control the charge and discharge rates of the SS/DEL_x.

Figure 11 depicts the SVID start-up sequence. If the ENABLE input is asserted and there are no faults, the SS/DEL_x pin will begin charging, the pre-PWROK 2 bit Boot VID codes are read and stored, and both VDAC pins transition to the pre-PWROK Boot VID code. The error amplifier output EAOUT_x is clamped low until SS/DEL_x reaches 1.4V. The error amplifier will then regulate the converter's output voltage to match the V(SS/DEL_x)-1.4V offset until the converter output reaches the 2-bit Boot VID code. The SS/DEL_x voltage continues to increase until it rises above the threshold of Delay Comparator where the PG output is allowed to go high. The SVID interface is activated upon PWROK assertion and the VDAC_x along with the converter output voltage will change in response to any SVID commands.

VCCL under voltage, over current, or a low signal on the ENABLE input immediately sets the fault latch, which causes the EAOUT pin to drive low, thereby turning off the phase IC drivers. The PG pin also drives low and SS/DEL_X discharges to 0.2V. If the fault has cleared, the fault latch will be reset by the SS/DEL_X discharge comparator allowing another soft start charge cycle to occur.

Other fault conditions, such as output over voltage, open VOSNS sense lines, or an open phase timing daisy chain set a different group of fault latches that can only be reset by cycling VCCL power. These faults discharge SS/DEL_X, pull down EAOUT_X and drive PG low.

SVID OFF codes turn off the converter by discharging SS/DEL_x and pulling down EAOUTx but do not drive PG low. Upon receipt of a non-off SVID code the converter will re-soft start and transition to the voltage represented by the SVID code as shown in Figure 11.

The converter can be disabled by pulling the SS/DELx pins below 0.6V.




Figure 11 SVID Start-up Sequence Transitions

Serial VID Interface Protocol and VID-on-the-fly Transition

The IR3504 supports the AMD SVI bus protocol and the AMD Server and desktop SVI wire protocol which is based on fast-mode I²C. SVID commands from an AMD processor are communicated through SVID bus pins SVC and SVD. The SVC pin of the IR3504 does not have an open drain output since AMD SVID protocol does not support slave clock stretching.

The IR3504 transitions from a 2-bit Boot VID mode to SVI mode upon assertion of PWROK. The SMBus *send byte* protocol is used by the IR3504 VID-on-the-fly transactions. The IR3504 will wait until it detects a start bit which is defined as an SVD falling edge while SVC is high. A 7bit address code plus one write bit (low) should then follow the start bit. This address code will be compared against an internal address table and the IR3504 will reply with an acknowledge ACK bit if the address is one of the three stored addresses otherwise the ACK bit will not be sent out. The SVD pin is pulled low by the IR3504 to generate the ACK bit. Table 4 has the list of addresses recognized by the IR3504.

The processor should then transmit the 8-bit data word immediately following the ACK bit. Data bit 7 is the PSI_L bit which is followed by the 7Bit AMD code. The IR3504 replies again with an ACK bit once the data is received. If the received data is not a VID-OFF command, the IR3504 immediately changes the DAC analog outputs to the new target. VDAC1 and VDAC2 then slew to the new VID voltages. See Figure 12 for a send byte example.

Table 4 - SVI Send Byte Address Table

SVI Address [6:0] + Wr	Description
110xx100b	Set VID only on Output 1
110xx010b	Set VID only on Output 2
110xx110b	Set VID on both Output 1 and Output 2

Note: 'x' in the above Table 4 means the bit could be either '1' or '0'.




Figure 12 Send Byte Example

Over-Current Hiccup Protection after Soft Start

The over current limit threshold is set by a resistor connected between $OCSET_X$ and $VDAC_X$ pins. Figure 13 shows the hiccup over-current protection with delay after PG is asserted. The delay is required since over-current conditions can occur as part of normal operation due to load transients or VID transitions.

If the IIN_x pin voltage, which is proportional to the average current plus VDAC_x voltage, exceeds the OCSETx voltage after PG is asserted, it will initiate the discharge of the capacitor at SS/DEL_x through the discharge current 47uA. If the over-current condition persists long enough for the SS/DEL_x capacitor to discharge below the 120mV offset of the delay comparator, the fault latch will be set which will then pull the error amplifier's output low to stop phase IC switching and will also de-asserting the PG signal. The SS/DEL capacitor will then continue to be discharged by a 4.5 uA current until it reaches 200 mV where the fault latch will reset to allow another soft start cycle to occur. The output current is not controlled during the delay time. If an over-current condition is again encountered during the soft start cycle, the over-current action will repeat and the converter will be in hiccup mode.




Figure 13 Hiccup over-current waveforms

Linear Regulator Output (VCCL)

The IR3504 has a built-in linear regulator controller, and only an external NPN transistor is needed to create a linear regulator. The output voltage of the linear regulator can be programmed between 4.75V and 7.5V by the resistor divider at VCCLFB pin. The regulator output powers the gate drivers and other circuits of the phase ICs along with circuits in the control IC, and the voltage is usually programmed to optimize the converter efficiency. The linear regulator can be compensated by a 4.7uF capacitor at the VCCL pin. As with any linear regulator, due to stability reasons, there is an upper limit to the maximum value of capacitor that can be used at this pin and it's a function of the number of phases used in the multiphase architecture and their switching frequency. Figure 14 shows the stability plots for the linear regulator with 5 phases switching at 750 kHz.

An external 5V can be connected to this pin to replace the linear regulator with appropriate selection of the VCCLFB resistor divider, and VCCLDRV resistor. When using an external VCCL, it's essential to adjust it such that VCCLFB is slightly less than the 1.19V reference voltage. This condition ensures that the VCCLDRV pin doesn't load the ROSC pin. The switching frequency, FB1 bias current, VDAC slew rate and OCSET point are derived from the loading current of ROSC pin.




Figure 14 VCCL regulator stability with 5 phases and PHSOUT equals 750 kHz

VCCL Under Voltage Lockout (UVLO)

The IR3504 does not directly monitor VCC for under voltage lockout but instead monitors the system VCCL supply voltage since this voltage is used for the gate drive. As VCC begins to rise during power up, the VCCLDRV pin will be high impedance therefore allowing VCCL to roughly follow VCC-NPN_{VBE} until VCCL is above 94% of the voltage set by resistor divider at VCCLFB pin. At this point, the OV_X and UV CLEARED fault latches will be released. If VCCL voltage drops below 86% of the set value, the SS/DEL CLEARED fault latch will be set.

VID OFF Codes

SVID OFF codes of 111_1100, 111_1101, 111_1110, and 111_1111 turn off the converter by pulling down EAOUT_x voltage and discharging SS/DEL_x through the 50uA discharge current, but do not drive PG low. Upon receipt of a non-off SVID code the converter will turn on and transition to the voltage represented by the SVID as shown in Figure 10.

Voltage Regulator Ready (PG)

The PG pin is an open-collector output and should have an external pull-up resistor. During soft start, PG remains low until the output voltage is in regulation and SS/DEL_X is above 3.9V. The PG pin becomes low if ENABLE is low, VCCL is below 86% of target, an over current condition occurs for at least 1024 PHSOUT clocks prior to PG, an over current condition occurs, after PG and SS/DEL_X discharges to the delay threshold, an open phase timing daisy chain condition occurs, VOSNS lines are detected open, VOUT_X is 315mV below VDAC_X, or if the error amp is sensed as operating open loop for 8 PHSOUT cycles. A high level at the PG pin indicates that the converter is in operation with no fault and ensures the output voltage is within the regulation.

PG monitors the output voltage. If any of the voltage planes fall out of regulation, PG will become low, but the VR continues to regulate its output voltages. The PWROK input may or may not de-assert prior to the voltage planes falling out of specification. Output voltage out of spec is defined as 315mV to 275mV below nominal voltage. VID on-the-fly transition which is a voltage plane transitioning between one voltage associated with one VID code and a voltage associated with another VID code is not considered to be out of specification.

A PWROK de-assert while ENABLE is high results in all planes regulating to the previously stored 2-bit Boot VID. If the 2-bit Boot VID is higher than the VID prior to PWROK de-assertion, this transition will NOT be treated as VID on-the-fly and if either of the two outputs is out of spec high, PG will be pulled down.

Open Control Loop Detection

The output voltage range of error amplifier is continuously monitored to ensure the voltage loop is in regulation. If any fault condition forces the error amplifier output above VCCL-1.08V for 8 PHSOUT switching cycles, the fault latch is set. The fault latch can only be cleared by cycling the power to VCCL.

Load Current Indicator Output

The VDRP pin voltage represents the average current of the converter plus the DAC voltage. The load current information can be retrieved by using a differential amplifier to subtract VDAC1 voltage from the VDRP1 voltage.

Enable Input

Pulling the ENABLE pin below 0.8V sets the Fault Latch. Forcing ENABLE to a voltage above 1.94V results in the pre-PWROK 2 bit VID codes off the SVD and SVC pins to be read and stored. SS/DEL_x pins are also allowed to begin their power-up cycles.

Over Voltage Protection (OVP)

Output over-voltage might occur due to a high side MOSFET short or if the output voltage sense path is compromised. If the over-voltage protection comparators sense that either VOUT_x pin voltage exceeds VDAC_x by 240mV, the over voltage fault latch is set which pulls the error amplifier output low to turn off the converter power stage. The IR3504 communicates an OVP condition to the system by raising the ROSC/OVP pin voltage to within V(VCCL) - 1.2 V. An OVP condition is also communicated to the phase ICs by forcing the IIN pin (which is tied to the ISHARE bus and ISHARE pins of the phase ICs) to VCCL as shown in Figure 15. In each phase IC, the OVP circuit overrides the normal PWM operation to ensure the low side MOSFET turn-on within approximately 150ns. The low side MOSFET will remain on until the ISHARE pins fall below V(VCCL) - 800mV. An over voltage fault condition is latched in the IR3504 and can only be cleared by cycling the power to VCCL.

During dynamic VID down at light to no load, false OVP triggering is prevented by increasing the OVP threshold to a fixed 1.6V whenever a dynamic VID is detected and the difference between output voltage and the fast internal VDAC is more than 50mV, as shown in Figure 16. The over-voltage threshold is changed back to VDAC+240mV if the difference between output voltage and the fast internal VDAC is less than 50mV.

The overall system must be considered when designing for OVP. In many cases the over-current protection of the AC-DC or DC-DC converter supplying the multiphase converter will be triggered thus providing effective protection without damage as long as all PCB traces and components are sized to handle the worst-case maximum current. If this is not possible, a fuse can be added in the input supply to the multiphase converter.

IR3504




Figure 15 - Over-voltage protection during normal operation




Figure 16 Over-voltage protection during dynamic VID

Open Remote Sense Line Protection

If either remote sense line $VOSEN_{X^+}$ or $VOSEN_{X^-}$ is open, the output of Remote Sense Amplifier ($VOUT_X$) drops. The IR3504 continuously monitors the $VOUT_X$ pin and if $VOUT_X$ is lower than 200 mV, two separate pulse currents are applied to the $VOSEN_{X^+}$ and $VOSEN_{X^-}$ pins to check if the sense lines are open. If $VOSEN_{X^+}$ is open, a voltage higher than 90% of V(VCCL) will be present at $VOSEN_{X^+}$ pin and the output of Open Line Detect Comparator will be high. If $VOSEN_{X^-}$ is open, a voltage higher than 400mV will be present at $VOSEN_{X^-}$ pin and the Open Line Detect Comparator output will be high. With either sense line open, the Open Sense Line Fault Latch will be set to force the error amplifier output low and immediately shut down the converter. SS/DEL_X will be discharged and the Open Sense Fault Latch can only be reset by cycling the power to VCCL.

Open Daisy Chain Protection

The IR3504 checks the daisy chain every time it powers up. It starts a daisy chain pulse on the PHSOUT pin and detects the feedback at PHSIN pin. If no pulse comes back after 30 CLKOUT pulses, the pulse is restarted again. If the pulse fails to come back the second time, the Open Daisy Chain fault is registered, and SS/DEL_X is not allowed to charge. The fault latch can only be reset by cycling the power to VCCL.

After powering up, the IR3504 monitors PHSIN pin for a phase input pulse equal or less than the number of phases detected. If PHSIN pulse does not return within the number of phases in the converter, another pulse is started on PHSOUT pin. If the second started PHSOUT pulse does not return on PHSIN, an Open Daisy Chain fault is registered.

Phase Number Determination

After a daisy chain pulse is started, the IR3504 checks the timing of the input pulse at PHSIN pin to determine the phase number.