imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





25A Highly Integrated SupIRBuck® Single-Input Voltage, Synchronous Buck Regulator **DCDC Converter**

Sup*IR*Buck IR3847

FEATURES

- Single 5V to 21V application
- Wide Input Voltage Range from 1.5V to 21V with external Vcc
- Output Voltage Range: 0.6V to 0.86*PVin
- 0.5% accurate Reference Voltage
- Enhanced line/load regulation with Feed-Forward
- Programmable Switching Frequency up to 1.5MHz
- Internal Digital Soft-Start
- Enable input with Voltage Monitoring Capability
- Remote Sense Amplifier with True Differential Voltage Sensing
- Thermally compensated current limit and Hiccup Mode Over Current Protection
- Smart LDO to enhance efficiency
- · Vp for tracking applications and sequencing
- Vref is available externally to enable margining
- External synchronization with Smooth Clocking
- Dedicated output voltage sensing for power good indication and overvoltage protection which remains active even when Enable is low.
- Enhanced Pre-Bias Start up
- Body Braking to improve transient
- Integrated MOSFET drivers and Bootstrap diode
- Thermal Shut Down
- Post Package trimmed rising edge dead-time
- Programmable Power Good Output with tracking
- Small Size 5mm x 6mm PQFN
- Operating Junction Temp: -40°C<Tj<125°C
- Lead-free, Halogen-free and RoHS Compliant

DESCRIPTION

The IR3847 Sup*IR*Buck[®] is an easy-to-use, fully integrated and highly efficient DC/DC regulator. The onboard PWM controller and MOSFETs make IR3847 a space-efficient solution, providing accurate power delivery for low output voltage and high current applications.

IR3847 is a versatile regulator which offers programmability of switching frequency and current limit while operating in wide input and output voltage range.


The switching frequency is programmable from 300 kHz to 1.5MHz for an optimum solution.

It also features important protection functions, such as Over Voltage Protection (OVP), Pre-Bias startup, hiccup current limit and thermal shutdown to give required system level security in the event of fault conditions.

APPLICATIONS

- Netcom Applications
- Embedded Telecom Systems
- Server Application
- Distributed Point of Load Power Architectures
- Storage Applications


ORDERING INFORMATION






IR3847

BASIC APPLICATION









Figure 2: Efficiency [Vin=12V, Fsw=600kHz]

PIN DIAGRAM

5mm X 6mm POWER QFN Top View





IR3847

FUNCTIONAL BLOCK DIAGRAM




Figure 3: IR3847 Simplified Block Diagram



PIN DESCRIPTIONS

PIN #	PIN NAME	PIN DESCRIPTION
1	PVin	Input voltage for power stage. Bypass capacitors between PVin and PGND should be connected very close to this pin and PGND; also forms input to feedforward block
2	Boot	Supply voltage for high side driver
3	Enable	Enable pin to turning on and off the IC.
4	Rt/Sync	Use an external resistor from this pin to LGND to set the switching frequency, very close to the pin. This pin can also be used for external synchronization.
5	OCset	Current limit setpoint. This pin allows the trip point to be set to one of three possible settings by either floating this pin, tying it to VCC or tying it to PGnd.
6	Vsns	Sense pin for OVP and PGood
7	FB	Inverting input to the error amplifier. This pin is connected directly to the output of the regulator or to the output of the remote sense amplifier, via resistor divider to set the output voltage and provide feedback to the error amplifier.
8	COMP	Output of error amplifier. An external resistor and capacitor network is typically connected from this pin to FB to provide loop compensation.
9	RSo	Remote Sense Amplifier Output
10, 26, 27, 29	PGND	Power ground. This pin should be connected to the system's power ground plane. Bypass capacitors between PVin and PGND should be connected very close to PVIN pin (pin 1) and this pin.
11	LGND	Signal ground for internal reference and control circuitry.
12	RS-	Remote Sense Amplifier input. Connect to ground at the load.
13	RS+	Remote Sense Amplifier input. Connect to output at the load.
14	Vref	External reference voltage can be used for margining operation. A capacitor between 100pF and 180pF should be connected between this pin and LGnd. Tie to LGnd for tracking function.
15	Vp	Used for voltage sequencing and tracking. Leave open if sequencing or tracking is not needed, ensuring that there is no capacitor on the pin.
16	PGD	Power Good status pin. Output is open drain. Connect a pull up resistor from this pin to VCC.
17	Vin	Input Voltage for LDO.
18	VCC/LDO_out	Bias Voltage for IC and driver section, output of LDO. Add a minimum of 4.7uF bypass cap from this pin to PGnd.
19, 28, 30, 31, 33	NC	No Connect
20, 21, 22, 23, 24, 25, 32	SW	Switch node. This pin is connected to the output inductor.



ABSOLUTE MAXIMUM RATINGS

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications are not implied.

PVin		-0.3V to 25V		
Vin		-0.3V to 25V		
VCC		-0.3V to 8V (Note 1)		
SW		-0.3V to 25V (DC), -4V to 25V (AC, 100ns)		
BOOT		-0.3V to 33V		
BOOT to SW		-0.3V to VCC + 0.3V (Note 2)		
Input/Output pins		-0.3V to 3.9V		
RS+, RS-, RSo, PGD, E	nable, OCset	-0.3V to 8V (Note 1)		
PGND to LGND, RS- to	LGND	-0.3V to + 0.3V		
Junction Temperature Ra	ange	-40°C to 150°C		
Storage Temperature Ra	inge	-55°C to 150°C		
	Machine Model	Class A		
ESD	Human Body Model	Class 1C		
	Charged Device Model	Class III		
Moisture Sensitivity level	Sensitivity level JEDEC Level 2 @ 260°C			
RoHS Compliant		Yes		

Note:

- 1. VCC must not exceed 7.5V for Junction Temperature between -10°C and -40°C.
- 2. Must not exceed 8V.

THERMAL INFORMATION

Thermal Resistance, Junction to Case (θ_{JC_TOP})	31.5°C/W
Thermal Resistance, Junction to PCB (θ_{JB})	2.41°C/W
Thermal Resistance, Junction to Ambient (θ_{JA}) (Note 3)	14.7°C/W

Note:

3. Thermal resistance (θ_{JA}) is measured with components mounted on a high effective thermal conductivity test board in free air.



ELECTRICAL SPECIFICATIONS

RECOMMENDED OPERATING CONDITIONS

SYMBOL	DEFINITION	MIN	MAX	UNIT
PVin	Input Bus Voltage *	1.5	21	
Vin	Supply Voltage	5.0	21	
VCC	Supply Voltage **	4.5	7.5	V
Boot to SW	Supply Voltage	4.5	7.5	
Vo	Output Voltage	0.6	0.86 PVin	
lo	Output Current	0	±25	A
Fs	Switching Frequency	300	1500	kHz
TJ	Junction Temperature	-40	125	°C

* SW node must not exceed 25V

** When VCC is connected to an externally regulated supply, also connect Vin.

ELECTRICAL CHARACTERISTICS

Unless otherwise specified, these specification apply over, $1.5V < PVin < 21V, 4.5V < VCC < 7.5V, 0^{\circ}C < T_{\rm J} < 125^{\circ}C.$

Typical values are specified at $T_A = 25^{\circ}C$.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
Power Loss						
Power Loss	P _{LOSS}	$ \begin{array}{l} V_{in} = PV_{in} = 12V, \ V_{O} = \\ 1.2V, \ I_{O} = 25A, \ Fs = \\ 600kHz, \ L=0.215uH, \ T_{A} = \\ 25^{\circ}C, \ Note \ 4 \end{array} $		3.62		w
MOSFET R _{ds(on)}						
Top Switch	Rds(on)_Top	$\label{eq:boot} \begin{array}{l} V_{\text{Boot}}-V_{\text{SW}}=6.8V,\ I_{\text{D}}=\\ 25\text{A},\ Tj=25^{\circ}\text{C} \end{array}$		4	5.2	mΩ
Bottom Switch	Rds(on)_Bot	$\begin{array}{l} \text{VCC =} 6.8 \text{V}, \ \text{I}_{\text{D}} = 25 \text{A}, \ \text{Tj} \\ = 25^{\circ} \text{C} \end{array}$		1.8	2.3	11122
Reference Voltage						
Feedback Voltage	V _{FB}			0.6		V
A	у	Vref=0.6V, 0°C < Tj < 105°C	-0.5		+0.5	0(
Accuracy		Vref=0.6V, -40°C < Tj < 125°C	-1.0		+1.0	%
Sink Current	Isink_Vref	Vref=0.7V	12.7	16.0	19.3	
Source Current	Isrc_Vref	Vref=0.5V	12.7	16.0	19.3	μA
Vref Comparator Threshold	Vref_disable	Vref Pin connected externally			0.15	V
	Vref_enable		0.4			V
Supply Current						



PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNIT
V _{in} Supply Current (Standby)	I _{in(Standby)}	Vin=21V, Enable low, No Switching		300	425	μA
V _{in} Supply Current (Dyn)	l _{in(Dyn)}	Vin=21V, Enable high, Fs = 600kHz			40	mA
VCC Supply Current (Standby)	I _{cc(Standby)}	Enable low, VCC=7V, No Switching		300	425	μA
VCC Supply Current (Dyn)	I _{cc(Dyn)}	Enable high, VCC=7V, Fs = 600kHz			40	mA
Under Voltage Lockout						
VCC-Start-Threshold	VCC_UVLO_Start	VCC Rising Trip Level	4.0	4.2	4.4	v
VCC–Stop–Threshold	VCC_UVLO_Stop	VCC Falling Trip Level	3.8	3.9	4.2	v
Enable-Start-Threshold	Enable_UVLO_Start	Supply ramping up	1.14	1.2	1.36	v
Enable-Stop-Threshold	Enable_UVLO_Stop	Supply ramping down	0.9	1.0	1.06	V
Enable leakage current	len	Enable=3.3V			1	μA
Oscillator						
Rt Voltage				1		V
	Fs	Rt=80.6k	270	300	330	kHz
Frequency Range		Rt=39.2k	540	600	660	
		Rt=15k	1350	1500	1650	
		PVin=6.8V, PVin(max) slew rate=1V/us, Note 4		1.02		
Ramp Amplitude	Vramp	PVin=12V, PVin(max) slew rate=1V/us, Note 4		1.8		Vp-р
		PVin=16V, PVin(max) slew rate=1V/us, Note 4		2.4		
Ramp Offset	Ramp (os)	Note 4		0.16		V
Min Pulse Width	Tmin (ctrl)	Note 4			50	ns
Fixed Off Time		Note 4		200	230	ns
Max Duty Cycle	Dmax	Fs=300kHz, PVin=Vin=12V	86			%
Sync Frequency Range		Note 4	270		1650	kHz
Sync Pulse Duration			100	200		ns
Ormal and Thurshald	High		3			\ <i>\</i>
Sync Level Threshold	Low				0.6	V
Error Amplifier	·					
Input Offset Voltage	Vos_Vref	VFb – Vref, Vref = 0.6V	-1.5		+1.5	% Vref
`	Vos_Vp	VFb - Vp, Vp = 0.6V	-1.5		+1.5	%Vp
Input Bias Current	IFb(E/A)		-0.5		+0.5	μA

7



IR3847

PARAMETER	SYMBOL	CONDITIONS	MIN	ΤΥΡ	MAX	UNIT
Input Bias Current	IVp(E/A)		0		4	μA
Sink Current	lsink(E/A)		0.4	0.85	1.2	mA
Source Current	Isource(E/A)		4	7.5	11	mA
Slew Rate	SR	Note 4	7	12	20	V/µs
Gain-Bandwidth Product	GBWP	Note 4	20	30	40	MHz
DC Gain	Gain	Note 4	100	110	120	dB
Maximum Output Voltage	Vmax(E/A)		1.7	2	2.3	v
Minimum Output Voltage	Vmin(E/A)				100	mV
Common Mode Voltage	Vcm_Vp	Note 4	0		1.2	V
Margining Range	Vmarg_Vref	Note 4	0.4		1.2	V
Remote Sense Differential	Amplifier					
Unity Gain Bandwidth	BW_RS	Note 4	3	6.4	9	MHz
DC Gain	Gain_RS	Note 4		110		dB
Offect Veltage	Offect BS	Vref=0.6V, 0°C < Tj < 85°C	-1.5	0	1.5	mV
Offset Voltage	Offset_RS	Vref=0.6V, -40°C < Tj < 125°C	-2		2	mV
Source Current	Isource_RS		3	13	20	mA
Sink Current	lsink_RS		0.4	1	2	mA
Slew Rate	Slew_RS	Note 4, Cload = 100pF	2	4	8	V/µs
RS+ input impedance	Rin_RS+		45	63	85	kohm
RS- input impedance	Rin_RS-	Note 4		63		kohm
Maximum Voltage	Vmax_RS	V(VCC) – V(RSo)	0.5	1	1.5	V
Minimum Voltage	Min_RS			50		mV
Internal Digital Soft Start					-	
Soft Start Clock	Clk_SS	Note 4	180	200	220	kHz
Soft Start Ramp Rate	Ramp(SS_Start)	Note 4	0.3	0.4	0.5	mV / μs
Bootstrap Diode					-	
Forward Voltage		I(Boot) = 30mA	360	520	960	mV
Switch Node					-	
		SW = 0V, Enable = 0V				
SW Leakage Current	lsw	SW = 0V, Enable = HIGH, Vp=0 V			1	μA
Internal Regulator (VCC/LE	00)					
Output Voltage	VCC	Vin(min) = 7.2V, lo=0- 30mA, Cload = 2.2uF,	6.3	6.8	7.1	V

8



PARAMETER	SYMBOL	CONDITIONS	MIN	ΤΥΡ	MAX	UNIT
		DCM=0				-
		Vin(min) = 7.2V, lo=0- 30mA, Cload = 2.2uF, DCM=1	4	4.4	4.8	
VCC dropout	VCC_drop	Vin = 7V, $Io=70 mA$, Cload = 2.2 uF			0.7	V
Short Circuit Current	Ishort	Note 4		70		mA
Zero-crossing Comparator Delay	Tdly_zc			256 / Fs		S
Zero-crossing Comparator Offset	Vos_zc	Note 4		0		mV
Body Braking	•					
BB Threshold	BB_threshold	Fb > Vref, Sw duty cycle, Note 3		0		%
	F	AULTS				
Power Good						
Power Good Low Upper Threshold	VPG_low(upper)	Vsns Rising, 0.4V < Vref < 1.2V	115	120	125	% Vref
Inreshold		Vsns Rising, Vref < 0.1V	115	120	125	% Vp
Power Good Low Upper Threshold Falling delay	VPG_low(upper)_Dly	Vsns > VPG_low(upper)	1.5	2.5	3.5	μs
Power Good High Lower Threshold	VPG_high(lower)	Vsns Rising, 0.4V < Vref < 1.2V		95		% Vref
mesnou		Vsns Rising, Vref < 0.1V		95		% Vp
Power Good High Lower Threshold Rising Delay	VPG_high(lower)_Dly	Vsns rising		1.28		ms
Power Good Low Lower	VPG_low(lower)	Vsns falling, 0.4V < Vref < 1.2V		90		% Vref
Threshold		Vsns falling, 0.1V < Vref		90		%Vp
Power Good Low Lower Threshold Falling delay	VPG_low(lower)_Dly	Vsns < VPG_low(lower)	101	150	199	μs
PGood Voltage Low	PG (voltage)	I _{PGood} = -5mA			0.5	V
Tracker Comparator Upper Threshold	VPG(tracker_upper)	Vp Rising, Vref < 0.1V		0.4		V
Tracker Comparator Lower Threshold	VPG(tracker_lower)	Vp Falling, Vref < 0.1V		0.3		V
Tracker Comparator Delay	Tdelay(tracker)	Vp Rising, Vref < 0.1V		1.28		ms
Over Voltage Protection (C	OVP)					
OVP Trip Threshold	OVP (trip)	Vsns Rising, 0.45V < Vref < 1.2V	115	120	125	% Vref

9



IR3847

PARAMETER	SYMBOL	CONDITIONS	MIN	ΤΥΡ	MAX	UNIT
		Vsns Rising, Vref < 0.1V	115	120	125	% Vp
OVP Fault Prop Delay	OVP (delay)	Vsns rising	1.5	2.5	3.5	μs

Over-Current Protection								
OC Trip Current	I _{TRIP}	OCSet=VCC, VCC = 6.8V, TJ = 25°C	29.25	32.5	35.75	А		
		OCSet=floating, VCC = 6.8V, TJ = 25°C	23.4	26	28.6	А		
		OCSet=PGnd, VCC =6.8V, TJ = 25°C	17.55	19.5	21.85	А		
Hiccup blanking time	Tblk_Hiccup	Note 4		20.48		ms		
Thermal Shutdown	Thermal Shutdown							
Thermal Shutdown		Note 4		145		°C		
Hysteresis		Note 4		20		°C		

Notes:


4. Guaranteed by design but not tested in production.



TYPICAL EFFICIENCY AND POWER LOSS CURVES

PVin = Vin = 12V, VCC = Internal LDO, Io=0-25A, Fs= 600kHz, Room Temperature, No Air Flow. Note that the losses of the inductor, input and output capacitors are also considered in the efficiency and power loss curves. The table below shows the indicator used for each of the output voltages in the efficiency measurement.

VOUT (V)	LOUT (uH)	P/N	DCR (mΩ)
1.0	0.215	PCDC1008-R215EMO (Cyntec)	0.29
1.2	0.215	PCDC1008-R215EMO (Cyntec)	0.29
1.8	0.311	FP1109-R33-R (Coiltronics)	0.42
3.3	0.68	7443320068 (Wurth Elektronik)	0.72






TYPICAL EFFICIENCY AND POWER LOSS CURVES

PVin = 12V, Vin = VCC = 5V, Io=0-25A, Fs= 600kHz, Room Temperature, No Air Flow. Note that the losses of the inductor, input and output capacitors are also considered in the efficiency and power loss curves. The table below shows the indicator used for each of the output voltages in the efficiency measurement.

VOUT (V)	LOUT (uH)	P/N	DCR (mΩ)
1.0	0.215	PCDC1008-R215EMO (Cyntec)	0.29
1.2	0.215	PCDC1008-R215EMO (Cyntec)	0.29
1.8	0.311	FP1109-R33-R (Coiltronics)	0.42
3.3	0.68	7443320068 (Wurth Elektronik)	0.72






TYPICAL EFFICIENCY AND POWER LOSS CURVES

PVin = Vin = VCC = 5V, Io=0-25A, Fs= 600kHz, Room Temperature, No Air Flow. Note that the losses of the inductor, input and output capacitors are also considered in the efficiency and power loss curves. The table below shows the indicator used for each of the output voltages in the efficiency measurement.

VOUT (V)	LOUT (uH)	P/N	DCR (mΩ)
1.0	0.215	PCDC1008-R215EMO (Cyntec)	0.29
1.2	0.215	PCDC1008-R215EMO (Cyntec)	0.29
1.8	0.311	FP1109-R33-R (Coiltronics)	0.42







THERMAL DERATING CURVES

Measurements are done on IR3847 Evaluation board. PCB is a 6 layer board with 2 oz copper and FR4 material.

Vin=PVin=12V, Vout =1.2V, VCC=internal LDO (6.8V), Fs = 600kHz




Vin=PVin=12V, Vout =5.0V, VCC=internal LDO (6.8V), Fs = 600kHz



Note: International Rectifier Corporation specifies current rating of SupIRBuck devices conservatively. The continuous current load capability might be higher than the rating of the device if input voltage is 12V typical and switching frequency is below 600kHz. However, the maximum current is limited by the internal current limit and designers need to consider enough guard bands between load current and minimum current limit to guarantee that the device does not trip at steady state condition.




MOSFET RDSON VARIATION OVER TEMPERATURE




Rds on at Vcc=5.0V 7.0 6.0 (Cm) 4.0 3.0 2.0 1.0 -40 -20 0 20 40 60 80 100 120 140 Temperature (°C) Ctrl-FET Sync-FET




TYPICAL OPERATING CHARACTERISTICS (-40°C to +125°C)












TYPICAL OPERATING CHARACTERISTICS (-40°C to +125°C)




















OCP @ VCC=4.5V







THEORY OF OPERATION

DESCRIPTION

The IR3847 uses a PWM voltage mode control scheme with external compensation to provide good noise immunity and maximum flexibility in selecting inductor values and capacitor types.

The switching frequency is programmable from 300kHz to 1.5MHz and provides the capability of optimizing the design in terms of size and performance.

IR3847 provides precisely regulated output voltage programmed via two external resistors from 0.6V to 0.86*PVin.

The IR3847 operates with an internal bias supply (LDO) which is connected to the VCC pin. This allows operation with single supply. The bias voltage is variable according to load condition. If the output load current is less than half of the peak-to-peak inductor current, a lower bias voltage, 4.4V, is used as the internal gate drive voltage; otherwise, a higher voltage, 6.8V, is used.

This feature helps the converter to reduce power losses. The device can also be operated with an external bias from 4.5V to 7.5V, allowing an extended operating input voltage (PVin) range from 1.5V to 21V. For using the internal LDO supply, the Vin pin should be connected to PVin pin. If an external bias is used, it should be connected to VCC pin and the Vin pin should be shorted to VCC pin.

The device utilizes the on-resistance of the low side MOSFET (synchronous Mosfet) as current sense element. This method enhances the converter's efficiency and reduces cost by eliminating the need for external current sense resistor.

IR3847 includes two low $R_{ds(on)}$ MOSFETs using IR's HEXFET technology. These are specifically designed for high efficiency applications.

UNDER-VOLTAGE LOCKOUT AND POR


The under-voltage lockout circuit monitors the voltage of VCC pin and the Enable input. It assures that the MOSFET driver outputs remain in the off state whenever either of these two signals drops below the set thresholds. Normal operation resumes once VCC and Enable rise above their thresholds.


The POR (Power On Ready) signal is generated when all these signals reach the valid logic level (see system block diagram). When the POR is asserted the soft start sequence starts (see soft start section).

ENABLE

The Enable features another level of flexibility for startup. The Enable has precise threshold which is internally monitored by Under-Voltage Lockout (UVLO) circuit. Therefore, the IR3847 will turn on only when the voltage at the Enable pin exceeds this threshold, typically, 1.2V.

If the input to the Enable pin is derived from the bus voltage by a suitably programmed resistive divider, it can be ensured that the IR3847 does not turn on until the bus voltage reaches the desired level as shown in Figure 4. Only after the bus voltage reaches or exceeds this level and voltage at the Enable pin exceeds its threshold, IR3847 will be enabled. Therefore, in addition to being a logic input pin to enable the IR3847, the Enable feature, with its precise threshold, also allows the user to implement an Under-Voltage Lockout for the bus voltage (PVin). It can help prevent the IR3847 from regulating at low PVin voltages that can cause excessive input current.





A resistor divider is used at EN pin from PVin to turn on the device at 10.2V.






Figure 5: Recommended startup for Normal operation





Figure 6: Recommended startup for sequencing operation (ratiometric or simultaneous)






Figure 5 shows the recommended startup sequence for the normal (non-tracking, non-sequencing) operation of IR3847, when Enable is used as a logic input. In this operating mode Vref is left floating. Figure 6 shows the recommended startup sequence for sequenced operation of IR3847 with Enable used as logic input. Figure 7 shows the recommended startup sequence for tracking operation of IR3847 with Enable used as logic input. For this mode of operation, Vref should be connected to LGND.

PRE-BIAS STARTUP

IR3847 is able to start up into pre-charged output, which prevents oscillation and disturbances of the output voltage.

The output starts in asynchronous fashion and keeps the synchronous MOSFET (Sync FET) off until the first gate signal for control MOSFET (Ctrl FET) is generated. Figure 8 shows a typical Pre-Bias condition at start up. The sync FET always starts with a narrow pulse width (12.5% of a switching period) and gradually increases its duty cycle with a step of 12.5% until it reaches the steady state value. The number of these startup pulses for each step is 16 and it's internally programmed. Figure 9 shows the series of 16x8 startup pulses.




Figure 8: Pre-Bias startup




Figure 9: Pre-Bias startup pulses

SOFT-START

IR3847 has an internal digital soft-start to control the output voltage rise and to limit the current surge at the start-up. To ensure correct start-up, the soft-start sequence initiates when the Enable and VCC rise



above their UVLO thresholds and generate the Power On Ready (POR) signal. The internal soft-start (IntI_SS) signal linearly rises with the rate of $0.4mV/\mu s$ from 0V to 1.5V. Figure 10 shows the waveforms during soft start. The normal Vout startup time is fixed, and is equal to:

$$Tstart = \frac{(0.75V - 0.15V)}{0.4mV/\mu S} = 1.5mS$$
 (1)

During the soft start the over-current protection (OCP) and over-voltage protection (OVP) is enabled to protect the device for any short circuit or over voltage condition.




Figure 10: Theoretical operation waveforms during soft-start (non tracking / non sequencing)

OPERATING FREQUENCY

The switching frequency can be programmed between 300kHz - 1500kHz by connecting an external resistor from R_t pin to LGnd. Table 1 tabulates the oscillator frequency versus R_t .

	_
Rt (KΩ)	Freq (KHz)
80.6	300
60.4	400
48.7	500
39.2	600
34	700
29.4	800
26.1	900
23.2	1000
21	1100
19.1	1200
17.4	1300
16.2	1400
15	1500

Table 1: Switching Frequency(Fs) vs. External Resistor(*Rt*)

SHUTDOWN

IR3847 can be shutdown by pulling the Enable pin below its 1.0V threshold. During shutdown the high side and the low side drivers are turned off.

OVER CURRENT PROTECTION

The Over Current (OC) protection is performed by sensing the inductor current through the $R_{DS(on)}$ of the Synchronous MOSFET. This method enhances the converter's efficiency, reduces cost by eliminating a current sense resistor and any layout related noise issues. The Over Current (OC) limit can be set to one of three possible settings by floating the OCset pin, by pulling up the OCset pin to VCC, or pulling down the OCset pin to PGnd. The current limit scheme in the IR3847 uses an internal temperature compensated current source to achieve an almost constant OC limit over temperature.

Over Current Protection circuit senses the inductor current flowing through the Synchronous MOSFET. To help minimize false tripping due to noise and transients, inductor current is sampled for about 30 nS on the downward inductor current slope approximately 12.5% of the switching period before the inductor current valley. However, if the Synchronous MOSFET is on for less than 12.5% of the switching period, the current is sampled approximately 40nS after the start of the downward slope of the inductor current. When



the sampled current is higher than the OC Limit, an OC event is detected.

When an Over Current event is detected, the converter enters hiccup mode. Hiccup mode is performed by latching the OC signal and pulling the Intl_SS signal to ground for 20.48 mS (typ.). OC signal clears after the completion of hiccup mode and the converter attempts to return to the nominal output voltage using a soft start sequence. The converter will repeat hiccup mode and attempt to recover until the overload or short circuit condition is removed.

Because the IR3847 uses valley current sensing, the actual DC output current limit will be greater than OC limit. The DC output current is approximately half of peak to peak inductor ripple current above selected OC limit. OC Limit, inductor value, input voltage, output voltage and switching frequency are used to calculate the DC output current limit for the converter. Equation (2) to determine the approximate DC output current limit.

$$I_{OCP} = I_{LIMIT} + \frac{\Delta i}{2}$$
(2)




Figure 11: Timing Diagram for Current Limit Hiccup

THERMAL SHUTDOWN

Temperature sensing is provided inside IR3847. The trip threshold is typically 145°C. When trip threshold is exceeded, thermal shutdown turns off both MOSFETs and resets the internal soft start.

Automatic restart is initiated when the sensed temperature drops within the operating range. There is a 20° C hysteresis in the thermal shutdown threshold.

REMOTE VOLTAGE SENSING

True differential remote sensing in the feedback loop is critical to high current applications where the output voltage across the load may differ from the output voltage measured locally across an output capacitor at the output inductor, and to applications that require die voltage sensing.

The RS+ and RS- pins of the IR3847 form the inputs to a remote sense differential amplifier (RSA) with high speed, low input offset and low input bias current which ensure accurate voltage sensing and fast transient response in such applications.

The input range for the differential amplifier is limited to 1.5V below the VCC rail. Note that IR3847 incorporates a smart LDO which switches the VCC rail voltage depending on the loading. When determining the input range assume the part is in light load and using the lower VCC rail voltage.

There are two remote sense configurations that are usually implemented. Figure 12 shows a general remote sense (RS) configuration. This configuration allows the RSA to monitor output voltages above VCC. A resistor divider is placed in between the output and the RSA to provide a lower input voltage to Typically, the resistor divider is the RSA inputs. calculated to provide VREF (0.6V) across the RSA inputs which is then outputted to RSo. The input impedance of the RSA is 63 KOhms typically and should be accounted for when determining values for the resistor divider. To account for the input impedance, assume a 63 KOhm resistor in parallel to the lower resistor in the divider network. The compensation is then designed for 0.6V to match the RSo value.

Low voltage applications can use the second remote sense configuration. When the output voltage range is within the RSA input specifications, no resistor divider is needed in between the converter output and RSA. The second configuration is shown in Figure 13. The RSA is used as a unity gain buffer and compensation is determined normally.






Figure 12: General Remote Sense Configuration




Figure 13: Remote Sense Configuration for Vout less than VCC-1.5V

EXTERNAL SYNCHRONIZATION

IR3847 incorporates an internal phase lock loop (PLL) circuit which enables synchronization of the internal oscillator to an external clock. This function is important to avoid sub-harmonic oscillations due to beat frequency for embedded systems when multiple point-of-load (POL) regulators are used. A multifunction pin, Rt/Sync, is used to connect the external clock. If the external clock is present before the converter turns on, Rt/Sync pin can be connected to the external clock signal solely and no other resistor is needed. If the external clock is applied after the converter turns on, or the converter switching frequency needs to toggle between the external clock frequency and the internal free-running frequency, an external resistor from Rt/Sync pin to LGnd is required to set the free-running frequency.

When an external clock is applied to Rt/Sync pin after the converter runs in steady state with its free-running frequency, a transition from the free-running frequency to the external clock frequency will happen. This transition is to gradually make the actual switching frequency equal to the external clock frequency, no matter which one is higher. When the external clock signal is removed from Rt/Sync pin, the switching frequency is also changed to free-running gradually. In order to minimize the impact from these transitions to output voltage, a diode is recommended to add between the external clock and Rt/Sync pin. Figure 14 shows the timing diagram of these transitions.

An internal circuit is used to change the PWM ramp slope according to the clock frequency applied on Rt/Sync pin. Even though the frequency of the external synchronization clock can vary in a wide range, the PLL circuit keeps the ramp amplitude constant, requiring no adjustment of the loop compensation. PVin variation also affects the ramp amplitude, which will be discussed separately in Feed-Forward section.




Figure 14: Timing Diagram for Synchronization to the external clock (Fs1>Fs2 or Fs1<Fs2)

FEED-FORWARD

Feed-Forward (F.F.) is an important feature, because it can keep the converter stable and preserve its load transient performance when PVin varies. The PWM ramp amplitude (Vramp) is proportionally changed with PVin to maintain PVin/Vramp almost constant throughout PVin variation range (as shown in Figure 15). The PWM ramp amplitude is adjusted to 0.15 of PVin. Thus, the control loop bandwidth and phase margin can be maintained constant. Feed-forward function can also minimize impact on output voltage from fast PVin change. F.F. is disabled when PVin<6.2V and the PWM ramp is typically 0.9V. For PVin<6.2V, PVin voltage should be accounted for when calculating control loop parameters.






Figure 15: Timing Diagram for Feed-Forward (F.F.) Function

SMART LOW DROPOUT REGULATOR (LDO)

IR3847 has an integrated low dropout (LDO) regulator which can provide gate drive voltage for both drivers. In order to improve overall efficiency over the whole load range, LDO voltage is set to 6.8V (typ.) at mid- or heavy load condition to reduce Rds(on) and thus MOSFET conduction loss; and it is reduced to 4.4V (typ.) at light load condition to reduce gate drive loss.

The smart LDO selects its output voltage according to the load condition by sensing the inductor current (I_1) . At light load condition, the inductor current can fall below zero as shown in Figure 16. A zero crossing comparator is used to detect when the inductor current falls below zero at the LDrv Falling Edge. If the comparator detects zero crossing events for 256 consecutive switching cycles, the smart LDO reduces its output to 4.4V. The LDO voltage will remain low until a zero crossing is not detected. Once a zero crossing is not detected, the counter is reset and LDO voltage returns to 6.8V. Figure 16 shows the timing diagram. Whenever the device turns on, LDO always starts with 6.8V, then goes to 4.4V / 6.8V depending upon the load condition. However, if only Vin is applied with Enable low, the LDO output is 4.4V.




Figure 16: Time Diagram for Smart LDO

Users can configure the IR3847 to use a single supply or dual supplies. Depending on the configuration used the PVin, Vin and VCC pins are connected differently. Below several configurations are shown. In an internally biased configuration, the LDO draws from the Vin pin and provides a gate drive voltage, as shown in Figure 17. By connecting Vin and PVin together as shown in the Figure 18, IR3847 is an internally biased single supply configuration that runs off a single supply.

IR3847 can also use an external bias to provide gate drive voltage for the drivers instead of the internal LDO. To use an external bias, connected Vin and VCC to the external bias. PVin can use a separate rail as shown in Figure 19 or run off the same rail as Vin and VCC.




Figure 17: Internally Biased Configuration