imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China






Application

- Brushed Motor drive applications
- BLDC Motor drive applications
- Battery powered circuits
- Half-bridge and full-bridge topologies
- Synchronous rectifier applications
- Resonant mode power supplies
- OR-ing and redundant power switches
- DC/DC and AC/DC converters
- DC/AC Inverters

Benefits

- Improved Gate, Avalanche and Dynamic dV/dt Ruggedness
- Fully Characterized Capacitance and Avalanche SOA
- Enhanced body diode dV/dt and dI/dt Capability
- Lead-Free*
- RoHS Compliant, Halogen-Free



IR MOSFET

IRF60B217

Strong/*R*FET™



G	D	S
Gate	Drain	Source

Bass next number	Deelkage Type	Standard Pack		Ordereble Dert Number
Base part number	Package Type	Form	Quantity	Orderable Part Number
IRF60B217	TO-220	Tube	50	IRF60B217




Fig 1. Typical On-Resistance vs. Gate Voltage




Fig 2. Maximum Drain Current vs. Case Temperature



Absolute Maximum Rating

Symbol	Parameter	Мах	Units	
$I_D @ T_C = 25^{\circ}C$	Continuous Drain Current, VGS @ 10V (Silicon Limited)	60		
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V (Silicon Limited)	42		А
I _{DM}	Pulsed Drain Current ①	225		
P _D @T _C = 25°C	Maximum Power Dissipation	83	W	
	Linear Derating Factor	0.56	6	W/°C
V _{GS}	Gate-to-Source Voltage	± 2	0	V
TJ	Operating Junction and Storage Temperature Range -55 to + 175			
	Soldering Temperature, for 10 seconds (1.6mm from case)	300		
	Mounting Torque, 6-32 or M3 Screw	10 lbf⋅in (1.1 N⋅m)		
Avalanche Charac	cteristics			
EAS (Thermally limited)	Single Pulse Avalanche Energy 2	85	mJ	
EAS (Thermally limited)	Single Pulse Avalanche Energy ®	124		
I _{AR}	Avalanche Current ①	See Fig 15, 10	А	
E _{AR} Repetitive Avalanche Energy ①		See Fig 15, 10	mJ	
Thermal Resistan	се			
Symbol	Parameter	Тур.	Max.	Units
R _{θJC}	Junction-to-Case 🗇		1.8	
R _{0CS}	Case-to-Sink, Flat Greased Surface	0.50 62		°C/W
$R_{ ext{ heta}JA}$	Junction-to-Ambient			

Static @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	60			V	$V_{GS} = 0V, I_{D} = 250 \mu A$
$\Delta V_{(BR)DSS} / \Delta T_J$	Breakdown Voltage Temp. Coefficient		0.047		V/°C	Reference to 25°C, $I_D = 1 \text{mA} \oplus$
D	Static Drain-to-Source On-Resistance		7.3	9.0		$V_{GS} = 10V, I_{D} = 36A$ ④
R _{DS(on)} Static Drain-to-Sour			9.0			$V_{GS} = 6.0V, I_{D} = 18A$ (4)
V _{GS(th)}	Gate Threshold Voltage	2.1		3.7	V	$V_{DS} = V_{GS}, I_D = 50 \mu A$
1	Drain-to-Source Leakage Current			1.0		$V_{DS} = 40 \text{ V}, V_{GS} = 0 \text{ V}$
I _{DSS}	Drain-to-Source Leakage Current			150	μA	$V_{DS} = 40V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
	Gate-to-Source Forward Leakage Gate-to-Source Reverse Leakage			100	nA	$V_{GS} = 20V$
I _{GSS}				-100	ПА	$V_{GS} = -20V$
R _G	Gate Resistance		2.0		Ω	

Notes:

- ${\rm \textcircled{O}}$ Repetitive rating; pulse width limited by max. junction temperature.
- @ Limited by $T_{Jmax},$ starting T_J = 25°C, L = 0.131mH, R_G = 50 $\Omega,$ I_{AS} = 36A, V_{GS} =10V.
- $\label{eq:ISD} \textcircled{3} \quad I_{SD} \leq 36A, \, di/dt \leq 630A/\mu s, \, V_{DD} \leq V_{(BR)DSS}, \, T_J \leq 175^{\circ}C. \end{gathered}$
- $\[Smu]$ C_{oss} eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS}.
- \odot C_{oss} eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while VDS is rising from 0 to 80% V_{DSS}.
- $\oslash~R_{\theta}$ is measured at T_J approximately 90°C.
- $\label{eq:Limited by T_Jmax} \mbox{.starting } T_J = 25^\circ C, \mbox{ } L = 1 \mbox{mH}, \mbox{ } R_G = 50 \Omega, \mbox{ } I_{AS} = 16 \mbox{A}, \mbox{ } V_{GS} = 10 \mbox{V}.$

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions	
gfs	Forward Transconductance	150			S	$V_{DS} = 10V, I_{D} = 36A$	
Q _g	Total Gate Charge		44	66		I _D = 36A	
Q _{gs}	Gate-to-Source Charge		12		nC	$V_{DS} = 30V$	
Q _{gd}	Gate-to-Drain Charge		14			V _{GS} = 10V④	
Q _{sync}	Total Gate Charge Sync. (Qg– Qgd)		30				
t _{d(on)}	Turn-On Delay Time		8.3			$V_{DD} = 30V$	
tr	Rise Time		37			I _D = 36A	
t _{d(off)}	Turn-Off Delay Time		24		ns	R _G = 2.7Ω	
t _f	Fall Time		20			V _{GS} = 10V④	
C _{iss}	Input Capacitance		2230			$V_{GS} = 0V$	
C _{oss}	Output Capacitance		215			V _{DS} = 25V	
C _{rss}	Reverse Transfer Capacitance		140		٦q	f = 1.0MHz, See Fig.7	
$C_{oss eff.(ER)}$	Effective Output Capacitance (Energy Related)		230		pr	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 48V$	
$C_{oss eff.(TR)}$	Output Capacitance (Time Related)		295			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 48V$	
	racteristics						
Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions	
ls	Continuous Source Current (Body Diode)			60		MOSFET symbol showing the	
I _{SM}	Pulsed Source Current (Body Diode) ①			225	A	integral reverse	
V_{SD}	Diode Forward Voltage		0.9	1.2	V	$T_{\rm J} = 25^{\circ}C, I_{\rm S} = 36A, V_{\rm GS} = 0V$ (4)	
dv/dt	Peak Diode Recovery dv/dt3		12		V/ns	$T_{\rm J} = 175^{\circ}{\rm C}, I_{\rm S} = 36{\rm A}, V_{\rm DS} = 40{\rm V}$	
t _{rr}	Reverse Recovery Time		26		ns	$\underline{T_{J} = 25^{\circ}C} \qquad V_{DD} = 51V$	
			27 —		<u>$T_{J} = 125^{\circ}C$</u> $I_{F} = 36A$,		
Q _{rr}	Reverse Recovery Charge		24		nC	$\underline{T_J = 25^{\circ}C} di/dt = 100A/\mu s @$	
			25			$T_{\rm J} = 125^{\circ}C$	
I _{RRM}	Reverse Recovery Current		1.7		Α	$T_J = 25^{\circ}C$	

Dynamic Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

infineon

1000 VGS TOP 15V 10V l_D, Drain-to-Source Current (A) 8.0V 7.0V 6.0V 100 5.5V 5.0V BOTTOM 4.5V 10 60µs PULSE WIDTH Tj = 25°C 1 0.1 1 10 100 V_{DS}, Drain-to-Source Voltage (V)

Fig 3. Typical Output Characteristics




Fig 5. Typical Transfer Characteristics




Fig 7. Typical Capacitance vs. Drain-to-Source Voltage




Fig 4. Typical Output Characteristics




Fig 6. Normalized On-Resistance vs. Temperature






Fig 8. Typical Gate Charge vs. Gate-to-Source Voltage

infineon









Fig 11. Drain-to-Source Breakdown Voltage



 V_{DS} , Drain-toSource Voltage (V)

Fig 10. Maximum Safe Operating Area




Fig 12. Typical Coss Stored Energy






Fig 13. Typical On-Resistance vs. Drain Current












Fig 16. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves, Figures 15, 16: (For further info, see AN-1005 at www.irf.com)

1.Avalanche failures assumption:

Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{imax}. This is validated for every part type.

- 2. Safe operation in Avalanche is allowed as long asT_{imax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 23a, 23b.
- 4. P_{D (ave)} = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{imax} (assumed as 25°C in Figure 14, 15).
 - tav = Average time in avalanche.
 - D = Duty cycle in avalanche = tav ·f

```
Z_{thJC}(D, t_{av}) = Transient thermal resistance, see Figures 14)
 PD (ave) = 1/2 (1.3 \cdot BV \cdot I_{av}) = \Delta T/Z_{thJC}
```

- $I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$
- $E_{AS (AR)} = P_{D (ave)} t_{av}$

infineon




Fig 17. Threshold Voltage vs. Temperature




Fig 19. Typical Recovery Current vs. dif/dt




Fig 21. Typical Stored Charge vs. dif/dt




Fig 18. Typical Recovery Current vs. dif/dt




Fig 20. Typical Stored Charge vs. dif/dt




Fig 22. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 23a. Unclamped Inductive Test Circuit




Fig 24a. Switching Time Test Circuit




Fig 25a. Gate Charge Test Circuit




Fig 23b. Unclamped Inductive Waveforms




Fig 24b. Switching Time Waveforms






Fig 25b. Gate Charge Waveform

TO-220AB Package Outline (Dimensions are shown in millimeters (inches))





- NOTES:
- 1.- DIMENSIONING AND TOLERANCING AS PER ASME Y14.5 M- 1994.
- 2.-DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS]. 3 -
- LEAD DIMENSION AND FINISH UNCONTROLLED IN LI
- DIMENSION D, D1 & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE 4.-MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 5. DIMENSION 61, 63 & c1 APPLY TO BASE METAL ONLY.
- 6.-CONTROLLING DIMENSION : INCHES.
- 7.-THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS E,H1,D2 & E1 8.-
- DIMENSION E2 X H1 DEFINE A ZONE WHERE STAMPING AND SINGULATION IRREGULARITIES ARE ALLOWED.
- OUTLINE CONFORMS TO JEDEC TO-220, EXCEPT A2 (max.) AND D2 (min.) WHERE DIMENSIONS ARE DERIVED FROM THE ACTUAL PACKAGE OUTLINE. 9.-

	DIMENSIONS				
SYMBOL	MILLIM	ETERS	INC		
	MIN.	MAX.	MIN.	MAX.	NOTES
A	3.56	4.83	.140	.190	
A1	1,14	1.40	.045	.055	
A2	2.03	2.92	.080	.115	
b	0.38	1.01	.015	.040	
b1	0.38	0.97	.015	.038	5
b2	1.14	1.78	.045	.070	
b3	1.14	1.73	.045	.068	5
с	0.36	0.61	.014	.024	
c1	0.36	0.56	.014	.022	5
D	14.22	16.51	.560	.650	4
D1	8.38	9.02	.330	.355	
D2	11.68	12.88	.460	.507	7
E	9.65	10.67	.380	.420	4,7
E1	6.86	8.89	.270	.350	7
E2	-	0.76	-	.030	8
e	2.54 BSC		.100	BSC	
e1	5.08	BSC	.200	BSC	
H1	5.84	6.86	.230	.270	7,8
L	12.70	14.73	.500	.580	
L1	3.56	4.06	.140	.160	3
ØP	3.54	4.08	.139	.161	
Q	2.54	3.42	.100	.135	

LEAD ASSIGNMENTS

<u>HEXFET</u> 1.- GATE 2.- DRAIN 3.- SOURCE


IGBTs, CoPACK

1.- GATE 2.- COLLECTOR 3.- EMITTER

DIODES

1.- ANODE 2.- CATHODE 3.- ANODE

TO-220AB Part Marking Information



TO-220AB packages are not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at http://www.irf.com/package/

Qualification Information[†]

Qualification Level	Industrial (per JEDEC JESD47F) ^{††}		
Moisture Sensitivity Level	TO-220	N/A	
RoHS Compliant	Yes		

- † Qualification standards can be found at International Rectifier's web site: <u>http://www.irf.com/product-info/reliability/</u>
- ++ Applicable version of JEDEC standard at the time of product release.

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

IMPORTANT NOTICE

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (<u>www.infineon.com</u>).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.