

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







# International Rectifier

# IRF7834

### HEXFET® Power MOSFET


$V_{\text{DSS}}$	R <sub>DS(on)</sub> max	Qg (typ.)
30V	4.5mΩ@ $V_{GS} = 10V$	29nC

### **Applications**

- Synchronous MOSFET for Notebook Processor Power
- Synchronous Rectifier MOSFET for Isolated DC-DC Converters in Networking Systems

### **Benefits**

- Very Low R<sub>DS(on)</sub> at 4.5V V<sub>GS</sub>
- Ultra-Low Gate Impedance
- Fully Characterized Avalanche Voltage and Current
- 20V V<sub>GS</sub> Max. Gate Rating





**Absolute Maximum Ratings** 

	Parameter	Max.	Units
$V_{DS}$	Drain-to-Source Voltage	30	V
$V_{GS}$	Gate-to-Source Voltage	± 20	
I <sub>D</sub> @ T <sub>A</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	19	
I <sub>D</sub> @ T <sub>A</sub> = 70°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	16	А
I <sub>DM</sub>	Pulsed Drain Current ①	160	
P <sub>D</sub> @T <sub>A</sub> = 25°C	Power Dissipation @	2.5	W
P <sub>D</sub> @T <sub>A</sub> = 70°C	Power Dissipation ®	1.6	
	Linear Derating Factor	0.02	W/°C
T <sub>J</sub>	Operating Junction and	-55 to + 150	°C
T <sub>STG</sub>	Storage Temperature Range		

### **Thermal Resistance**

	Parameter	Тур.	Max.	Units
$R_{\theta JL}$	Junction-to-Drain Lead ©		20	°C/W
$R_{\theta JA}$	Junction-to-Ambient @ S		50	

Notes ① through ⑤ are on page 10

## Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	30		_	V	$V_{GS} = 0V$ , $I_D = 250\mu A$
$\Delta \mathrm{BV}_{\mathrm{DSS}}/\Delta \mathrm{T}_{\mathrm{J}}$	Breakdown Voltage Temp. Coefficient		0.023	_	V/°C	Reference to 25°C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance		3.6	4.5	mΩ	$V_{GS} = 10V, I_D = 19A$ ③
			4.4	5.5		V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 16A ③
$V_{GS(th)}$	Gate Threshold Voltage	1.35		2.25	V	$V_{DS} = V_{GS}$ , $I_D = 250\mu A$
$\Delta V_{GS(th)}$	Gate Threshold Voltage Coefficient		- 5.2	_	mV/°C	
I <sub>DSS</sub>	Drain-to-Source Leakage Current			1.0	μΑ	$V_{DS} = 24V, V_{GS} = 0V$
				150		$V_{DS} = 24V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			100	nA	V <sub>GS</sub> = 20V
	Gate-to-Source Reverse Leakage			-100		V <sub>GS</sub> = -20V
gfs	Forward Transconductance	85			S	$V_{DS} = 15V, I_{D} = 16A$
$Q_g$	Total Gate Charge	_	29	44		
Q <sub>gs1</sub>	Pre-Vth Gate-to-Source Charge		7.5			$V_{DS} = 15V$
Q <sub>gs2</sub>	Post-Vth Gate-to-Source Charge		2.7		nC	$V_{GS} = 4.5V$
$Q_{gd}$	Gate-to-Drain Charge		9.8			I <sub>D</sub> = 16A
$Q_{godr}$	Gate Charge Overdrive		9.0	_		See Fig. 16
Q <sub>sw</sub>	Switch Charge (Q <sub>gs2</sub> + Q <sub>gd</sub> )		12.5			
Q <sub>oss</sub>	Output Charge		19		nC	$V_{DS} = 16V, V_{GS} = 0V$
$t_{d(on)}$	Turn-On Delay Time		13.7	_		$V_{DD} = 15V, V_{GS} = 4.5V$ ③
t <sub>r</sub>	Rise Time		14.3			I <sub>D</sub> = 16A
$t_{d(off)}$	Turn-Off Delay Time		18		ns	Clamped Inductive Load
t <sub>f</sub>	Fall Time		5.0			
C <sub>iss</sub>	Input Capacitance		3710			V <sub>GS</sub> = 0V
C <sub>oss</sub>	Output Capacitance		810		pF	V <sub>DS</sub> = 15V
C <sub>rss</sub>	Reverse Transfer Capacitance		350			f = 1.0MHz


### **Avalanche Characteristics**

	Parameter	Тур.	Max.	Units
E <sub>AS</sub>	Single Pulse Avalanche Energy ②		25	mJ
I <sub>AR</sub>	Avalanche Current ①		16	Α

### **Diode Characteristics**

	Parameter	Min.	Тур.	Max.	Units	Conditions	
I <sub>S</sub>	Continuous Source Current			3.1		MOSFET symbol	
	(Body Diode)				Α	showing the	
I <sub>SM</sub>	Pulsed Source Current			160		integral reverse	
	(Body Diode) ①					p-n junction diode.	
$V_{SD}$	Diode Forward Voltage			1.0	V	$T_J = 25$ °C, $I_S = 16A$ , $V_{GS} = 0V$ ③	
t <sub>rr</sub>	Reverse Recovery Time		21	32	ns	$T_J = 25^{\circ}C, I_F = 16A, V_{DD} = 15V$	
$Q_{rr}$	Reverse Recovery Charge		13	20	nC	di/dt = 100A/μs ③	









Fig 1. Typical Output Characteristics

Fig 2. Typical Output Characteristics







Fig 3. Typical Transfer Characteristics

**Fig 4.** Normalized On-Resistance Vs. Temperature


# International TOR Rectifier



12 I<sub>D</sub>= 16A  $V_{DS} = 24V$ V<sub>GS</sub>, Gate-to-Source Voltage (V) VDS= 15V 10 8 6 4 2 0 10 20 0 30 40 50 60 70 Q<sub>G</sub> Total Gate Charge (nC)

**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage

**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage






Fig 7. Typical Source-Drain Diode Forward Voltage

Fig 8. Maximum Safe Operating Area

4 www.irf.com

1000



 $I_D = 250 \mu A$ 

75 100 125 150




Fig 10. Threshold Voltage Vs. Temperature

25 50

Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient




Fig 12. On-Resistance Vs. Gate Voltage




Fig 13a. Unclamped Inductive Test Circuit




Fig 13b. Unclamped Inductive Waveforms




Fig 13c. Maximum Avalanche Energy Vs. Drain Current




Fig 14a. Switching Time Test Circuit




Fig 14b. Switching Time Waveforms www.irf.com




Fig 15. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 16. Gate Charge Test Circuit




Fig 17. Gate Charge Waveform

### Power MOSFET Selection for Non-Isolated DC/DC Converters

#### **Control FET**

Special attention has been given to the power losses in the switching elements of the circuit - Q1 and Q2. Power losses in the high side switch Q1, also called the Control FET, are impacted by the  $R_{\rm ds(on)}$  of the MOSFET, but these conduction losses are only about one half of the total losses.

Power losses in the control switch Q1 are given by;

$$P_{loss} = P_{conduction} + P_{switching} + P_{drive} + P_{output}$$

This can be expanded and approximated by:

$$\begin{split} P_{loss} &= \left(I_{rms}^{2} \times R_{ds(on)}\right) \\ &+ \left(I \times \frac{Q_{gd}}{i_{g}} \times V_{in} \times f\right) + \left(I \times \frac{Q_{gs2}}{i_{g}} \times V_{in} \times f\right) \\ &+ \left(Q_{g} \times V_{g} \times f\right) \\ &+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right) \end{split}$$

This simplified loss equation includes the terms Q  $_{\rm gs2}$  and Q  $_{\rm oss}$  which are new to Power MOSFET data sheets.

 $Q_{gs2}$  is a sub element of traditional gate-source charge that is included in all MOSFET data sheets. The importance of splitting this gate-source charge into two sub elements,  $Q_{gs1}$  and  $Q_{gs2}$ , can be seen from Fig 16.

 $Q_{gs2}$  indicates the charge that must be supplied by the gate driver between the time that the threshold voltage has been reached and the time the drain current rises to  $I_{dmax}$  at which time the drain voltage begins to change. Minimizing  $Q_{gs2}$  is a critical factor in reducing switching losses in Q1.

 $\rm Q_{\rm oss}$  is the charge that must be supplied to the output capacitance of the MOSFET during every switching cycle. Figure A shows how  $\rm Q_{\rm oss}$  is formed by the parallel combination of the voltage dependant (nonlinear) capacitance's  $\rm C_{\rm ds}$  and  $\rm C_{\rm dg}$  when multiplied by the power supply input buss voltage.

#### Synchronous FET

The power loss equation for Q2 is approximated by:

$$\begin{split} P_{loss} &= P_{conduction} + P_{drive} + P_{output}^* \\ P_{loss} &= \left(I_{rms}^2 \times R_{ds(on)}\right) \\ &+ \left(Q_g \times V_g \times f\right) \\ &+ \left(\frac{Q_{oss}}{2} \times V_{in} \times f\right) + \left(Q_{rr} \times V_{in} \times f\right) \end{split}$$

\*dissipated primarily in Q1.

For the synchronous MOSFET Q2,  $R_{\rm ds(on)}$  is an important characteristic; however, once again the importance of gate charge must not be overlooked since it impacts three critical areas. Under light load the MOSFET must still be turned on and off by the control IC so the gate drive losses become much more significant. Secondly, the output charge  $Q_{\rm oss}$  and reverse recovery charge  $Q_{\rm rr}$  both generate losses that are transfered to Q1 and increase the dissipation in that device. Thirdly, gate charge will impact the MOSFETs' susceptibility to Cdv/dt turn on.

The drain of Q2 is connected to the switching node of the converter and therefore sees transitions between ground and  $V_{\rm in}.$  As Q1 turns on and off there is a rate of change of drain voltage dV/dt which is capacitively coupled to the gate of Q2 and can induce a voltage spike on the gate that is sufficient to turn the MOSFET on, resulting in shoot-through current . The ratio of  $Q_{\rm gd}/Q_{\rm gs1}$  must be minimized to reduce the potential for Cdv/dt turn on.







Figure A: Qoss Characteristic

### **SO-8 Package Details**




DIM	INCHES		MILLIMETERS		
DIIVI	MIN	MAX	MIN	MAX	
Α	.0532	.0688	1.35	1.75	
A1	.0040	.0098	0.10	0.25	
b	.013	.020	0.33	0.51	
С	.0075	.0098	0.19	0.25	
D	.189	.1968	4.80	5.00	
Е	.1497	.1574	3.80	4.00	
е	.050 B	ASIC	1.27 BASIC		
еl	.025 B	ASIC	0.635 BASIC		
Н	.2284	.2440	5.80	6.20	
K	.0099	.0196	0.25	0.50	
L	.016	.050	0.40	1.27	
У	0°	8°	0°	8°	






#### NOTES:

- 1. DIMENSIONING & TOLERANCING PER ASME Y14.5M-1994.
- 2. CONTROLLING DIMENSION: MILLIMETER
- 3. DIMENSIONS ARE SHOWN IN MILLIMETERS (INCHES).
- 4. OUTLINE CONFORMS TO JEDEC OUTLINE MS-012AA
- (5) DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.15 (.006).
- (6) DIMENSION DOES NOT INCLUDE MOLD PROTRUSIONS. MOLD PROTRUSIONS NOT TO EXCEED 0.25 (.010).
- (7) DIMENSION IS THE LENGTH OF LEAD FOR SOLDERING TO A SUBSTRATE.




### **SO-8 Part Marking**

EXAMPLE: THIS IS AN IRF7101 (MOSFET)



IRF7834 International IOR Rectifier

### **SO-8 Tape and Reel**




#### NOTES:

- NOTES:

  1. CONTROLLING DIMENSION : MILLIMETER.

  2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS(INCHES).

  3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



#### NOTES:

- CONTROLLING DIMENSION : MILLIMETER.
   OUTLINE CONFORMS TO EIA-481 & EIA-541.

#### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting  $T_J = 25$ °C, L = 0.19mH  $R_G = 25\Omega$ ,  $I_{AS} = 16A$ .
- 3 Pulse width  $\leq 400 \mu s$ ; duty cycle  $\leq 2\%$ .
- When mounted on 1 inch square copper board

Data and specifications subject to change without notice. This product has been designed and qualified for the Industrial market. Qualification Standards can be found on IR's Web site.



IR WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, USA Tel: (310) 252-7105 TAC Fax: (310) 252-7903

Visit us at www.irf.com for sales contact information.2/04