



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832



Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



HEXFET® Power MOSFET

V_{DS}	150	V
$R_{DS(on) \max}$ (@ $V_{GS} = 10V$)	58	mΩ
Q_g (typical)	21	nC
R_G (typical)	2.3	Ω
I_D (@ $T_{c(Bottom)} = 25^\circ C$)	27	A



Applications

- Primary Side Synchronous Rectification
- Inverters for DC Motors
- DC-DC Brick Applications
- Boost Converters

Features and Benefits

Features

Low $R_{DS(on)}$ (< 58 m Ω)
Low Thermal Resistance to PCB (<1.2 $^\circ C/W$)
100% R_g tested
Low Profile (<0.9 mm)
Industry-Standard Pinout
Compatible with Existing Surface Mount Techniques
RoHS Compliant Containing no Lead, no Bromide and no Halogen
MSL1, Industrial Qualification

Benefits

Lower Conduction Losses
Increased Power Density
Increased Reliability
Increased Power Density
Multi-Vendor Compatibility
Easier Manufacturing
Environmentally Friendlier
Increased Reliability

results in
⇒

Orderable part number	Package Type	Standard Pack		Note
		Form	Quantity	
IRFH5215TRPBF	PQFN 5mm x 6mm	Tape and Reel	4000	
IRFH5215TR2PBF	PQFN 5mm x 6mm	Tape and Reel	400	EOL notice #259

Absolute Maximum Ratings

	Parameter	Max.	Units
V_{DS}	Drain-to-Source Voltage	150	V
V_{GS}	Gate-to-Source Voltage	± 20	
$I_D @ T_A = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	5.0	A
$I_D @ T_A = 70^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	4.0	
$I_D @ T_{C(Bottom)} = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	27	
$I_D @ T_{C(Bottom)} = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	17	
I_{DM}	Pulsed Drain Current ①	108	
$P_D @ T_A = 25^\circ C$	Power Dissipation ⑤	3.6	W
$P_D @ T_{C(Bottom)} = 25^\circ C$	Power Dissipation ⑤	104	
	Linear Derating Factor ⑤	0.029	W/ $^\circ C$
T_J T_{STG}	Operating Junction and Storage Temperature Range	-55 to + 150	$^\circ C$

Notes ① through ⑤ are on page 9


Static @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	150	—	—	V	V _{GS} = 0V, I _D = 250μA
ΔBV _{DSS} /ΔT _J	Breakdown Voltage Temp. Coefficient	—	0.19	—	V/°C	Reference to 25°C, I _D = 1.0mA
R _{DS(on)}	Static Drain-to-Source On-Resistance	—	45.5	58	mΩ	V _{GS} = 10V, I _D = 16A ③
V _{GS(th)}	Gate Threshold Voltage	3.0	—	5.0	V	V _{DS} = V _{GS} , I _D = 100μA
ΔV _{GS(th)}	Gate Threshold Voltage Coefficient	—	-12	—	mV/°C	
I _{DSS}	Drain-to-Source Leakage Current	—	—	20	μA	V _{DS} = 150V, V _{GS} = 0V
		—	—	250		V _{DS} = 150V, V _{GS} = 0V, T _J = 125°C
I _{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	V _{GS} = 20V
	Gate-to-Source Reverse Leakage	—	—	-100		V _{GS} = -20V
g _{fs}	Forward Transconductance	21	—	—	S	V _{DS} = 50V, I _D = 16A
Q _g	Total Gate Charge	—	21	32	nC	V _{DS} = 75V V _{GS} = 10V I _D = 16A
Q _{gs1}	Pre-V _{th} Gate-to-Source Charge	—	7.2	—		
Q _{gs2}	Post-V _{th} Gate-to-Source Charge	—	2.2	—		
Q _{gd}	Gate-to-Drain Charge	—	6.7	—		
Q _{godr}	Gate Charge Overdrive	—	4.9	—		
Q _{sw}	Switch Charge (Q _{gs2} + Q _{gd})	—	8.9	—		
Q _{oss}	Output Charge	—	10	—	nC	V _{DS} = 16V, V _{GS} = 0V
R _G	Gate Resistance	—	2.3	—	Ω	
t _{d(on)}	Turn-On Delay Time	—	6.7	—	ns	V _{DD} = 75V, V _{GS} = 10V I _D = 16A R _G = 1.3Ω
t _r	Rise Time	—	6.3	—		
t _{d(off)}	Turn-Off Delay Time	—	11	—		
t _f	Fall Time	—	2.9	—		
C _{iss}	Input Capacitance	—	1350	—	pF	V _{GS} = 0V V _{DS} = 50V f = 1.0MHz
C _{oss}	Output Capacitance	—	120	—		
C _{rss}	Reverse Transfer Capacitance	—	30	—		

Avalanche Characteristics

	Parameter	Typ.	Max.	Units
E _{AS}	Single Pulse Avalanche Energy ②	—	96	mJ
I _{AR}	Avalanche Current ①	—	16	A

Diode Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I _S	Continuous Source Current (Body Diode)	—	—	27	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I _{SM}	Pulsed Source Current (Body Diode) ①	—	—	108		
V _{SD}	Diode Forward Voltage	—	—	1.3	V	T _J = 25°C, I _S = 16A, V _{GS} = 0V ③
t _{rr}	Reverse Recovery Time	—	40	60	ns	T _J = 25°C, I _F = 16A, V _{DD} = 75V
Q _{rr}	Reverse Recovery Charge	—	370	555	nC	di/dt = 500A/μs ③
t _{on}	Forward Turn-On Time	Time is dominated by parasitic inductance				

Thermal Resistance

	Parameter	Typ.	Max.	Units
R _{θJC} (Bottom)	Junction-to-Case ④	—	1.2	°C/W
R _{θJC} (Top)	Junction-to-Case ④	—	15	
R _{θJA}	Junction-to-Ambient ⑤	—	35	
R _{θJA} (<10s)	Junction-to-Ambient ⑤	—	22	




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current vs. Case (Bottom) Temperature




Fig 10. Threshold Voltage vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case (Bottom)




Fig 12. On-Resistance vs. Gate Voltage




Fig 13. Maximum Avalanche Energy vs. Drain Current




Fig 14a. Unclamped Inductive Test Circuit




Fig 14b. Unclamped Inductive Waveforms




Fig 15a. Switching Time Test Circuit






Fig 15b. Switching Time Waveforms



* $V_{GS} = 5V$ for Logic Level Devices

Fig 16. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 17. Gate Charge Test Circuit





Fig 18. Gate Charge Waveform

PQFN 5x6 Outline "B" Package Details



DIM SYMBOL	MILLIMETERS		INCH	
	MIN	MAX	MIN	MAX
A	0.800	0.900	0.0315	0.0543
A1	0.000	0.050	0.0000	0.0020
A3	0.200 REF		0.0079 REF	
b	0.350	0.470	0.0138	0.0185
b1	0.025	0.125	0.0010	0.0049
b2	0.210	0.410	0.0083	0.0161
b3	0.150	0.450	0.0059	0.0177
D	5.000 BSC		0.1969 BSC	
D1	4.750 BSC		0.1870 BSC	
D2	4.100	4.300	0.1614	0.1693
E	6.000 BSC		0.2362 BSC	
E1	5.750 BSC		0.2264 BSC	
E2	3.380	3.780	0.1331	0.1488
e	1.270 REF		0.0500 REF	
e1	2.800 REF		0.1102 REF	
K	1.200	1.420	0.0472	0.0559
L	0.710	0.900	0.0280	0.0354
P	0°	12°	0°	12°
R	0.200 REF		0.0079 REF	
R2	0.150	0.200	0.0059	0.0079

- Note:**
1. Dimensions and tolerancing confirm to ASME Y14.5M-1994
 2. Dimension L represents terminal full back from package edge up to 0.1mm is acceptable
 3. Coplanarity applies to the expose Heat Slug as well as the terminal
 4. Radius on terminal is Optional


For more information on board mounting, including footprint and stencil recommendation, please refer to application note AN-1136:

<http://www.irf.com/technical-info/appnotes/an-1136.pdf>

For more information on package inspection techniques, please refer to application note AN-1154:

<http://www.irf.com/technical-info/appnotes/an-1154.pdf>


PQFN 5x6 Part Marking




Note: For the most current drawing please refer to IR website at: <http://www.irf.com/package/>

PQFN 5x6 Tape and Reel

REEL DIMENSIONS




TAPE DIMENSIONS



CODE	DESCRIPTION
Ao	Dimension design to accommodate the component width
Bo	Dimension design to accommodate the component length
Ko	Dimension design to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Note: All dimension are nominal

Package Type	Reel Diameter (Inch)	QTY	Reel Width W1 (mm)	Ao (mm)	Bo (mm)	Ko (mm)	P1 (mm)	W (mm)	Pin 1 Quadrant
5 X 6 PQFN	13	4000	12.4	6.300	5.300	1.20	8.00	12	Q1

Note: For the most current drawing please refer to IR website at: <http://www.irf.com/package/>

Qualification information[†]

Qualification level	Industrial ^{††} (per JEDEC JESD47F ^{†††} guidelines)	
Moisture Sensitivity Level	PQFN 5mm x 6mm	MSL1 (per JEDEC J-STD-020D ^{†††})
RoHS compliant	Yes	

† Qualification standards can be found at International Rectifier’s web site

<http://www.irf.com/product-info/reliability>

†† Higher qualification ratings may be available should the user have such requirements.

Please contact your International Rectifier sales representative for further information:

<http://www.irf.com/whoto-call/salesrep/>

††† Applicable version of JEDEC standard at the time of product release.

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting $T_J = 25^{\circ}\text{C}$, $L = 0.75\text{mH}$, $R_G = 50\Omega$, $I_{AS} = 16\text{A}$.
- ③ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.
- ④ R_{θ} is measured at T_J of approximately 90°C .
- ⑤ When mounted on 1 inch square 2 oz copper pad on 1.5x1.5 in. board of FR-4 material.

Revision History

Date	Comment
1/13/2014	<ul style="list-style-type: none"> • Updated ordering information to reflect the End-Of-Life (EOL) of the mini-reel option (EOL notice #259). • Updated data sheet with the new IR corporate template.
3/16/2015	<ul style="list-style-type: none"> • Updated package outline and tape and reel on pages 7 and 8.