



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





$$V_{CES} = 650V$$

$$I_C = 90A, T_C = 100^\circ C$$

$$t_{SC} \geq 5.5\mu s, T_{J(max)} = 175^\circ C$$

$$V_{CE(ON)} \text{ typ.} = 1.7V @ I_C = 75A$$

Insulated Gate Bipolar Transistor with Ultrafast Soft Recovery Diode



G	C	E
Gate	Collector	Emitter

Applications

- Industrial Motor Drive
- UPS
- Solar Inverters
- Welding

Features	Benefits
Low $V_{CE(ON)}$ and Switching Losses	High Efficiency in a Wide Range of Applications
5.5 μs Short Circuit SOA	Rugged Transient Performance
Square RBSOA	Increased Reliability
Maximum Junction Temperature 175°C	Excellent Current Sharing in Parallel Operation
Positive $V_{CE(ON)}$ Temperature Co-efficient	

Base part number	Package Type	Standard Pack		Orderable Part Number
		Form	Quantity	
IRGP4266DPbF	TO-247AC	Tube	25	IRGP4266DPbF
IRGP4266D-EPbF	TO-247AD	Tube	25	IRGP4266D-EPbF

Absolute Maximum Ratings

	Parameter	Max.	Units
V_{CES}	Collector-to-Emitter Voltage	650	V
$I_C @ T_C = 25^\circ C$	Continuous Collector Current	140	A
$I_C @ T_C = 100^\circ C$	Continuous Collector Current	90	
I_{CM}	Pulse Collector Current, $V_{GE}=20V$	300	
I_{LM}	Clamped Inductive Load Current, $V_{GE}=20V$ ①	300	
$I_F @ T_C = 25^\circ C$	Diode Continuous Forward Current	68	
$I_F @ T_C = 100^\circ C$	Diode Continuous Forward Current	42	
V_{GE}	Continuous Gate-to-Emitter Voltage	± 20	V
$P_D @ T_C = 25^\circ C$	Maximum Power Dissipation	455	W
$P_D @ T_C = 100^\circ C$	Maximum Power Dissipation	230	
T_J	Operating Junction and Storage Temperature Range	-40 to +175	C
T_{STG}	Soldering Temperature, for 10 sec.	300 (0.063 in. (1.6mm) from case)	
	Mounting Torque, 6-32 or M3 Screw	10 lbf·in (1.1 N·m)	

Thermal Resistance

	Parameter	Min.	Typ.	Max.	Units
$R_{\theta JC}$ (IGBT)	Thermal Resistance Junction-to-Case-(each IGBT) ②	—	—	0.33	°C/W
$R_{\theta JC}$ (Diode)	Thermal Resistance Junction-to-Case-(each Diode) ②	—	—	1.1	
$R_{\theta CS}$	Thermal Resistance, Case-to-Sink (flat, greased surface)	—	0.24	—	
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (typical socket mount)	—	40	—	

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
V _{(BR)CES}	Collector-to-Emitter Breakdown Voltage	650	—	—	V	V _{GE} = 0V, I _C = 100μA ③
ΔV _{(BR)CES/ΔT_J}	Temperature Coeff. of Breakdown Voltage	—	0.65	—	V/°C	V _{GE} = 0V, I _C = 5.0mA (25°C-175°C)
V _{CE(on)}	Collector-to-Emitter Saturation Voltage	—	1.7	2.1	V	I _C = 75A, V _{GE} = 15V, T _J = 25°C
		—	2.2	—		I _C = 75A, V _{GE} = 15V, T _J = 175°C
V _{GE(th)}	Gate Threshold Voltage	5.5	—	7.7	V	V _{CE} = V _{GE} , I _C = 2.1mA
ΔV _{GE(th)/ΔT_J}	Threshold Voltage Temperature Coeff.	—	-20	—	mV/°C	V _{CE} = V _{GE} , I _C = 2.1mA (25°C-150°C)
g _{fe}	Forward Transconductance	—	47	—	S	V _{CE} = 50V, I _C = 75A, PW = 20μs
I _{CES}	Collector-to-Emitter Leakage Current	—	1.0	35	μA	V _{GE} = 0V, V _{CE} = 650V
		—	1.0	—	mA	V _{GE} = 0V, V _{CE} = 650V, T _J = 175°C
I _{GES}	Gate-to-Emitter Leakage Current	—	—	±100	nA	V _{GE} = ±20V
V _F	Diode Forward Voltage Drop	—	2.1	2.7	V	I _F = 75A
		—	1.7	—		I _F = 75A, T _J = 175°C

Switching Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Typ.	Max④	Units	Conditions
Q _g	Total Gate Charge (turn-on)	—	140	210	nC	I _C = 75A
Q _{ge}	Gate-to-Emitter Charge (turn-on)	—	50	80		V _{GE} = 15V
Q _{gc}	Gate-to-Collector Charge (turn-on)	—	60	90		V _{CC} = 400V
E _{on}	Turn-On Switching Loss	—	2.5	3.4	mJ	I _C = 75A, V _{CC} = 400V, V _{GE} = 15V R _G = 10Ω, L = 200μH, T _J = 25°C
E _{off}	Turn-Off Switching Loss	—	2.2	3.0		
E _{total}	Total Switching Loss	—	4.7	6.4		
t _{d(on)}	Turn-On delay time	—	50	70		
t _r	Rise time	—	70	90	ns	Energy losses include tail & diode reverse recovery ⑤⑥
t _{d(off)}	Turn-Off delay time	—	200	225		
t _f	Fall time	—	60	80		
E _{on}	Turn-On Switching Loss	—	3.9	—		
E _{off}	Turn-Off Switching Loss	—	2.8	—	mJ	I _C = 75A, V _{CC} = 400V, V _{GE} = 15V R _G = 10Ω, L = 200μH, T _J = 175°C
E _{total}	Total Switching Loss	—	6.7	—		
t _{d(on)}	Turn-On delay time	—	50	—		
t _r	Rise time	—	70	—		
t _{d(off)}	Turn-Off delay time	—	240	—	ns	Energy losses include tail & diode reverse recovery ⑤⑥
t _f	Fall time	—	70	—		
C _{ies}	Input Capacitance	—	4430	—		
C _{oes}	Output Capacitance	—	310	—	pF	V _{GE} = 0V V _{CC} = 30V f = 1.0MHz
C _{res}	Reverse Transfer Capacitance	—	130	—		
RBSOA	Reverse Bias Safe Operating Area	FULL SQUARE				T _J = 175°C, I _C = 225A V _{CC} = 480V, V _p ≤ 650V V _{GE} = +20V to 0V
SCSOA	Short Circuit Safe Operating Area	5.5	—	—	μs	T _J = 150°C, V _{CC} = 400V, V _p ≤ 650V V _{GE} = +15V to 0V
E _{rec}	Reverse Recovery Energy of the Diode	—	770	—	μJ	T _J = 175°C
t _{rr}	Diode Reverse Recovery Time	—	170	—	ns	V _{CC} = 400V, I _F = 75A
I _{rr}	Peak Reverse Recovery Current	—	27	—	A	V _{GE} = 15V, R _G = 10Ω

Notes:

- ① V_{CC} = 80% (V_{CES}), V_{GE} = 20V.
- ② R_θ is measured at T_J of approximately 90°C.
- ③ Refer to AN-1086 for guidelines for measuring V_{(BR)CES} safely.
- ④ Maximum limits are based on statistical sample size characterization.
- ⑤ Pulse width limited by max. junction temperature.
- ⑥ Values influenced by parasitic L and C in measurement.




Fig. 1 - Typical Load Current vs. Frequency
(Load Current = I_{RMS} of fundamental)




Fig. 2 - Maximum DC Collector Current vs. Case Temperature




Fig. 3 - Power Dissipation vs. Case Temperature




Fig. 4 - Forward SOA
 $T_C = 25^\circ\text{C}$; $T_J \leq 175^\circ\text{C}$; $V_{GE} = 15\text{V}$




Fig. 5 - Reverse Bias SOA
 $T_J = 175^\circ\text{C}$; $V_{GE} = 20\text{V}$




Fig. 6 - Typ. IGBT Output Characteristics
 $T_J = -40^\circ\text{C}$; $t_p = 20\mu\text{s}$




Fig. 7 - Typ. IGBT Output Characteristics
 $T_J = 25^\circ\text{C}$; $t_p = 20\mu\text{s}$




Fig. 8 - Typ. IGBT Output Characteristics
 $T_J = 175^\circ\text{C}$; $t_p = 20\mu\text{s}$




Fig. 9 - Typ. Diode Forward Voltage Drop Characteristics




Fig. 10 - Typical V_{CE} vs. V_{GE}
 $T_J = -40^\circ\text{C}$




Fig. 11 - Typical V_{CE} vs. V_{GE}
 $T_J = 25^\circ\text{C}$




Fig. 12 - Typical V_{CE} vs. V_{GE}
 $T_J = 175^\circ\text{C}$




Fig. 13 - Typ. Transfer Characteristics
 $V_{CE} = 50\text{V}$; $t_p = 20\mu\text{s}$




Fig. 14 - Typ. Energy Loss vs. I_C

$T_J = 175^\circ\text{C}$; $L = 200\mu\text{H}$; $V_{CE} = 400\text{V}$; $R_G = 10\Omega$; $V_{GE} = 15\text{V}$




Fig. 15 - Typ. Switching Time vs. I_C

$T_J = 175^\circ\text{C}$; $L = 200\mu\text{H}$; $V_{CE} = 400\text{V}$; $R_G = 10\Omega$; $V_{GE} = 15\text{V}$




Fig. 16 - Typ. Energy Loss vs. R_G

$T_J = 175^\circ\text{C}$; $L = 200\mu\text{H}$; $V_{CE} = 400\text{V}$; $I_{CE} = 75\text{A}$; $V_{GE} = 15\text{V}$




Fig. 17 - Typ. Switching Time vs. R_G

$T_J = 175^\circ\text{C}$; $L = 200\mu\text{H}$; $V_{CE} = 400\text{V}$; $I_{CE} = 75\text{A}$; $V_{GE} = 15\text{V}$




Fig. 18 - Typ. Diode I_{RR} vs. I_F
 $T_J = 175^\circ\text{C}$




Fig. 19 - Typ. Diode I_{RR} vs. R_G
 $T_J = 175^\circ\text{C}$




Fig. 20 - Typ. Diode I_{RR} vs. di_F/dt
 $V_{CC} = 400\text{V}$; $V_{GE} = 15\text{V}$; $I_F = 75\text{A}$; $T_J = 175^\circ\text{C}$




Fig. 21 - Typ. Diode Q_{RR} vs. di_F/dt
 $V_{CC} = 400\text{V}$; $V_{GE} = 15\text{V}$; $T_J = 175^\circ\text{C}$




Fig. 22 - Typ. Diode E_{RR} vs. I_F
 $T_J = 175^\circ\text{C}$




Fig. 23 - V_{GE} vs. Short Circuit Time
 $V_{CC} = 400\text{V}$; $T_C = 150^\circ\text{C}$




Fig. 24 - Typ. Capacitance vs. V_{CE}
 $V_{GE} = 0V$; $f = 1MHz$




Fig. 25 - Typical Gate Charge vs. V_{GE}
 $I_{CE} = 75A$




Fig. 26 - Maximum Transient Thermal Impedance, Junction-to-Case (IGBT)










Fig. 27 - Maximum Transient Thermal Impedance, Junction-to-Case (DIODE)


Fig.C.T.1 - Gate Charge Circuit (turn-off)

Fig.C.T.2 - RBSOA Circuit

Fig.C.T.3 - S.C. SOA Circuit

Fig.C.T.4 - Switching Loss Circuit

Fig.C.T.5 - Resistive Load Circuit

Fig.C.T.6 - BVCES Filter Circuit




Fig. WF1 - Typ. Turn-off Loss Waveform
@ $T_J = 175^\circ\text{C}$ using Fig. CT.4




Fig. WF2 - Typ. Turn-on Loss Waveform
@ $T_J = 175^\circ\text{C}$ using Fig. CT.4




Fig. WF3 - Typ. Diode Recovery Waveform
@ $T_J = 175^\circ\text{C}$ using Fig. CT.4





Fig. WF4 - Typ. S.C. Waveform
@ $T_J = 150^\circ\text{C}$ using Fig. CT.3

TO-247AC Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

1. DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M 1994.
2. DIMENSIONS ARE SHOWN IN INCHES.
3. CONTOUR OF SLOT OPTIONAL.
4. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
5. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS D1 & E1.
6. LEAD FINISH UNCONTROLLED IN L1.
7. ϕP TO HAVE A MAXIMUM DRAFT ANGLE OF 1.5° TO THE TOP OF THE PART WITH A MAXIMUM HOLE DIAMETER OF .154 INCH.
8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-247AC .

SYMBOL	DIMENSIONS				NOTES
	INCHES		MILLIMETERS		
	MIN.	MAX.	MIN.	MAX.	
A	.183	.209	4.65	5.31	
A1	.087	.102	2.21	2.59	
A2	.059	.098	1.50	2.49	
b	.039	.055	0.99	1.40	
b1	.039	.053	0.99	1.35	
b2	.065	.094	1.65	2.39	
b3	.065	.092	1.65	2.34	
b4	.102	.135	2.59	3.43	
b5	.102	.133	2.59	3.38	
c	.015	.035	0.38	0.89	
c1	.015	.033	0.38	0.84	
D	.776	.815	19.71	20.70	4
D1	.515	-	13.08	-	5
D2	.020	.053	0.51	1.35	
E	.602	.625	15.29	15.87	4
E1	.530	-	13.46	-	
E2	.178	.216	4.52	5.49	
e	.215 BSC		5.46 BSC		
ϕk	.010		0.25		
L	.559	.634	14.20	16.10	
L1	.146	.169	3.71	4.29	
ϕP	.140	.144	3.56	3.66	
$\phi P1$	-	.291	-	7.39	
Q	.209	.224	5.31	5.69	
S	.217 BSC		5.51 BSC		

LEAD ASSIGNMENTS

HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN

IGBTs, CoPACK

- 1.- GATE
- 2.- COLLECTOR
- 3.- EMITTER
- 4.- COLLECTOR

DIODES


- 1.- ANODE/OPEN
- 2.- CATHODE
- 3.- ANODE

TO-247AC Part Marking Information

Notes: This part marking information applies to devices produced after 02/26/2001

EXAMPLE: THIS IS AN IRFPE30
WITH ASSEMBLY
LOT CODE 5657
ASSEMBLED ON WW 35, 2001
IN THE ASSEMBLY LINE "H"

Note: "P" in assembly line position
indicates "Lead-Free"




TO-247AC package is not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

TO-247AD Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

1. DIMENSIONING AND TOLERANCING AS PER ASME Y14.5M 1994.
2. DIMENSIONS ARE SHOWN IN INCHES.
3. CONTOUR OF SLOT OPTIONAL.
4. DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
5. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSIONS D1 & E1.
6. LEAD FINISH UNCONTROLLED IN L1.
7. ØP TO HAVE A MAXIMUM DRAFT ANGLE OF 1.5° TO THE TOP OF THE PART WITH A MAXIMUM HOLE DIAMETER OF .154 INCH.
8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-247AD.

SYMBOL	DIMENSIONS				NOTES
	INCHES		MILLIMETERS		
	MIN.	MAX.	MIN.	MAX.	
A	.183	.209	4.65	5.31	
A1	.087	.102	2.21	2.59	
A2	.059	.098	1.50	2.49	
b	.039	.055	0.99	1.40	
b1	.039	.053	0.99	1.36	
b2	.065	.094	1.65	2.39	
b3	.065	.092	1.65	2.34	
b4	.102	.135	2.59	3.43	
b5	.102	.133	2.59	3.38	
c	.015	.035	0.38	0.89	
c1	.015	.033	0.38	0.84	
D	.776	.815	19.71	20.70	4
D1	.515	-	13.08	-	5
D2	.020	.053	0.51	1.36	
E	.602	.625	15.29	15.87	4
E1	.530	-	13.46	-	
E2	.178	.216	4.52	5.49	
b	.215 BSC		5.46 BSC		
Øk	.010		0.25		
L	.780	.827	19.57	21.00	
L1	.146	.169	3.71	4.29	
ØP	.140	.144	3.56	3.66	
ØP1	-	.291	-	7.39	
Q	.209	.224	5.31	5.69	
S	.217 BSC		5.51 BSC		

LEAD ASSIGNMENTS

HEXFET

- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN

IGBTs, CoPACK

- 1.- GATE
- 2.- COLLECTOR
- 3.- EMITTER
- 4.- COLLECTOR


DIODES

- 1.- ANODE/OPEN
- 2.- CATHODE
- 3.- ANODE

TO-247AD Part Marking Information

EXAMPLE: THIS IS AN IRGP30B120KD-E
WITH ASSEMBLY
LOT CODE 5657
ASSEMBLED ON WW 35, 2000
IN THE ASSEMBLY LINE "H"

Note: "P" in assembly line position
indicates "Lead-Free"



TO-247AD package is not recommended for Surface Mount Application.

Note: For the most current drawing please refer to IR website at <http://www.irf.com/package/>

Qualification Information[†]

Qualification Level	Industrial (per JEDEC JESD47F) ^{††}	
Moisture Sensitivity Level	TO-247AC	N/A
	TO-247AD	N/A
RoHS Compliant	Yes	

† Qualification standards can be found at International Rectifier's web site: <http://www.irf.com/product-info/reliability/>

†† Applicable version of JEDEC standard at the time of product release.

Revision History

Date	Comments
8/21/2014	• Updated Temperature Coeff. of Breakdown Voltage from "0.11V/C" to "0.65 V/C" on page 2 .
	• Updated I_C vs. T_C graph Fig.2 to match page1 spec data on page 3.
	• Updated package outline on page11.