

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









32/16/8Mb 3V QUAD SERIAL FLASH MEMORY WITH MULTI-I/O SPI

DATA SHEET



32/16/8Mb 3V QUAD SERIAL FLASH MEMORY MULTI-I/O SPI

FEATURES

• Industry Standard Serial Interface

- IS25LQ032B: 32Mbit/4Mbyte
- IS25LQ016B: 16Mbit/2Mbyte
- IS25LQ080B: 8Mbit/1Mbyte
- 256-bytes per Programmable Page Standard
- Standard SPI/Dual/Quad Multi-I/O SPI
- Supports Serial Flash Discoverable Parameters (SFDP)

• High Performance Serial Flash (SPI)

- 104 MHz SPI/Dual/Quad Multi-I/O SPI
- 416 MHz equivalent Quad SPI
- 52MB/S Continuous Data Throughput
- Supports SPI Modes 0 and 3
- More than 100,000 erase/program cycles
- More than 20-year data retention

• Efficient Read and Program modes

- Low Instruction Overhead Operations
- Continuous data read with Byte Wrap around
- Allows XIP operations (execute in place)
- Outperforms X16 Parallel Flash

• Flexible & Cost Efficient Memory Architecture

- Uniform 4 Kbyte Sectors or 32/64 Kbyte Blocks
- Flexible 4, 32, 64 Kbytes, or Chip Erase
- Standard Page Program 1 to 256 bytes
- Program/Erase Suspend and Resume

• Low Power with Wide Temp. Ranges

- Single 2.3V to 3.6V Voltage Supply
- 10 mA Active Read Current
- 8 µA Standby Current
- 5 μA Deep Power Down
- Temp Grades:

Extended: -40°C to +105°C Extended+: -40°C to +125°C Auto Grade: up to +125°C

Note: Extended+ should not be used for Automotive.

Advanced Security Protection

- Software and Hardware Write Protection
- 4x256-Byte dedicated security area with OTP user-lockable bits.
- 128 bit Unique ID for each device (Call Factory)

Industry Standard Pin-out & Pb-Free Packages¹

- M = 16-pin SOIC 300mil
- B = 8-pin SOIC 208mil
- N = 8-pin SOIC 150mil
- F = 8-pin VSOP 208mil
- K = 8-contact WSON 6x5mm
- L = 8-contact WSON 8x6mm
- T = 8-contact USON 4x3mm
- G = 24-ball TFBGA 6x8mm 4x6 (Call Factory)
- H = 24-ball TFBGA 6x8mm 5x5 (Call Factory)
- KGD (Call Factory)

Note1: IS25LQ080B (not available in M, L, G, H)



GENERAL DESCRIPTION

The IS25LQ032B/016B/080B (32/16/8M-bit) Serial Flash memory offers a storage solution with flexibility and performance in a simplified pin count package. ISSI's "Industry Standard Serial Interface" is for systems that have limited space, pins, and power. The device is accessed through a 4-wire SPI Interface consisting of a Serial Data Input (SI), Serial Data Output (SO), Serial Clock (SCK), and Chip Enable (CE#) pins, which also serve as multifunction I/O pins in Dual and Quad modes (see pin descriptions). The IS25xQ series of Flash is ideal for code shadowing to RAM, execute in place (XIP) operations, and storing non-volatile data.

The memory array is organized into programmable pages of 256-bytes each. The device supports page program mode where 1 to 256 bytes of data can be programmed into the memory with one command. Pages can be erased in groups of 4Kbyte sectors, 32Kbyte blocks, 64Kbyte blocks, and/or the entire chip. The uniform sectors and blocks allow greater flexibility for a variety of applications requiring solid data retention.

The device supports the standard Serial Peripheral Interface (SPI), Dual/Quad output (SPI), and Dual/Quad I/O (SPI). Clock frequencies of up to 104MHz for all read modes allow for equivalent clock rates of up to 416MHz (104MHz x 4) which equates to 52Mbytes/S of throughput. These transfer rates can outperform 16-bit Parallel Flash memories allowing for efficient memory access for a XIP (execute in place) operation. The device is manufactured using industry leading non-volatile memory technology and offered in industry standard lead-free packages. See Ordering Information for the density and package combinations available.





TABLE OF CONTENTS

FE	ATURES	2
GE	ENERAL DESCRIPTION	3
TAI	ABLE OF CONTENTS	4
1.	PIN CONFIGURATION	6
2.	PIN DESCRIPTIONS	8
3.	BLOCK DIAGRAM	9
4.	SPI MODES DESCRIPTION	10
5.	SYSTEM CONFIGURATION	12
	5.1 BLOCK/SECTOR ADDRESSES	13
6.	REGISTERS	14
	6.1. STATUS REGISTER	14
	6.2. FUNCTION REGISTER	17
7.	PROTECTION MODE	18
	7.1 HARDWARE WRITE PROTECTION	18
	7.2 SOFTWARE WRITE PROTECTION	18
8.	DEVICE OPERATION	19
	8.1 READ DATA OPERATION (RD, 03h)	20
	8.2 FAST READ DATA OPERATION (FR, 0Bh)	22
	8.3 HOLD OPERATION	23
	8.4 FAST READ DUAL I/O OPERATION (FRDIO, BBh)	23
	8.5 FAST READ DUAL OUTPUT OPERATION (FRDO, 3Bh)	
	8.6 FAST READ QUAD OUTPUT (FRQO, 6Bh)	28
	8.7 FAST READ QUAD I/O OPERATION (FRQIO, EBh)	
	8.8 PAGE PROGRAM OPERATION (PP, 02h)	
	8.9 QUAD INPUT PAGE PROGRAM OPERATION (PPQ, 32h/38h)	
	8.10 ERASE OPERATION	
	8.11 SECTOR ERASE OPERATION (SER, D7h/20h)	
	8.12 BLOCK ERASE OPERATION (BER32K:52h, BER64K:D8h)	
	8.13 CHIP ERASE OPERATION (CER, C7h/60h)	
	8.14 WRITE ENABLE OPERATION (WREN, 06h)	
	8.15 WRITE DISABLE OPERATION (WRDI, 04h)	
	8.16 READ STATUS REGISTER OPERATION (RDSR, 05h)	
	8.17 WRITE STATUS REGISTER OPERATION (WRSR, 01h)	
	8.18 READ FUNCTION REGISTER OPERATION (RDFR, 48h)	
	8.19 WRITE FUNCTION REGISTER OPERATION (WRFR, 42h)	
	8.20 PROGRAM/ERASE SUSPEND & RESUME	41





	8.21 DEEP POWER DOWN (DP, B9h)	43
	8.22 RELEASE DEEP POWER DOWN (RDPD, ABh)	44
	8.23 READ PRODUCT IDENTIFICATION (RDID, ABh)	45
	8.24 READ PRODUCT IDENTIFICATION BY JEDEC ID OPERATION (RDJDID, 9Fh)	46
	8.25 READ DEVICE MANUFACTURER AND DEVICE ID OPERATION (RDMDID, 90h)	47
	8.26 READ UNIQUE ID NUMBER (RDUID, 4Bh)	48
	8.27 READ SFDP OPERATION (RDSFDP, 5Ah)	49
	8.28 SOFTWARE RESET (RESET-ENABLE (RSTEN, 66h) AND RESET (RST, 99h)	50
	8.29 SECURITY INFORMATION ROW (OTP AREA)	51
	8.30 INFORMATION ROW PROGRAM OPERATION (IRP, 62h)	51
	8.31 INFORMATION ROW READ OPERATION (IRRD, 68h)	53
	8.32 SECTOR LOCK/UNLOCK FUNCTIONS	54
9.	ELECTRICAL CHARACTERISTICS	56
	9.1 ABSOLUTE MAXIMUM RATINGS (1)	56
	9.2 OPERATING RANGE	56
	9.3 DC CHARACTERISTICS	57
	9.4 AC MEASUREMENT CONDITIONS	58
	9.5 PIN CAPACITANCE (TA = 25°C, VCC=3V, 1MHz)	58
	9.6 AC CHARACTERISTICS	59
	9.7 SERIAL INPUT/OUTPUT TIMING	60
	9.8 POWER-UP AND POWER-DOWN	61
	9.9 PROGRAM/ERASE PERFORMANCE	62
	9.10 RELIABILITY CHARACTERISTICS	62
10.	PACKAGE TYPE INFORMATION	63
	10.1 16-Pin JEDEC 300mil Small Outline Integrated Circuit (SOIC) Package (M)	63
	10.2 8-Pin JEDEC 208mil Broad Small Outline Integrated Circuit (SOIC) Package (B)	64
	10.3 8-Pin JEDEC 150mil Broad Small Outline Integrated Circuit (SOIC) Package (N)	65
	10.4 8-Pin 208mil VSOP Package (F)	66
	10.5 8-Contact Ultra-Thin Small Outline No-Lead (WSON) Package 6x5mm (K)	67
	10.6 8-Contact Ultra-Thin Small Outline No-Lead (WSON) Package 8x6mm (L)	68
	10.7 24-Ball Thin Profile Fine Pitch BGA 6x8mm 4x6 array (G)	69
	10.8 8-Contact Ultra-Thin Small Outline No-Lead (USON) Package 4x3mm (T)	70
	10.9 24-Ball Thin Profile Fine Pitch BGA 6x8mm 5x5 array (H)	71
11	ORDERING INFORMATION - Valid Part Numbers	72

Vcc


SCK

SI (IO0)


HOLD# (IO3)



1. PIN CONFIGURATION



8-pin SOIC 208mil (Package: B) 8-pin SOIC 150mil (Package: N) 8-pin VSOP 208mil (Package: F) 8-pin WSON 6x5mm (Package: K) 8-pin WSON 8x6mm (Package: L) 8-pin USON 4x3mm (Package: T)



16-pin SOIC 300mil (Package: M)

NC

WP#(IO2)



(A3) (A1)(A2) (A4) NC NC NC NC (B1) (B2) (B3) (B4)

Top View, Balls Facing Down

NC SCK **GND** VCC (C2) (C3)(C4) (C1)

NC CE# NC WP#(IO2) (D1)(D2) (D3)(D4)

NC SO(IO1) SI(IO0) HOLD# (IO3)

(E1)(E2) (E3) (E4) NC NC NC NC

(F1)(F2) (F3) (F4) NC NC NC NC

Top View, Balls Facing Down (A2)(A3) (A4) (A5) NC NC NC NC (B2) (B1)(B3) (B4) (B5) SCK VCC NC GND NC (C3)(C2) (C4) (C5) (C1)

Top View, Balls Facing Down

(D1) (D2) (D3)(D4) (D5) NC SO(IO1) SI(IO0) HOLD# (IO3) NC

NC

(E1)(E2) (E3) (E4) (E5) NC NC NC NC

24-ball TFBGA 4 x 6 ball array (Package: G)

24-ball TFBGA 5 x 5 ball array (Package: H)

CE#

NC

NC




2. PIN DESCRIPTIONS

SYMBOL	TYPE	DESCRIPTION
		Chip Enable: The Chip Enable (CE#) pin enables and disables the devices operation. When CE# is high the device is deselected and output pins are in a high impedance state. When deselected the devices non-critical internal circuitry power down to allow minimal levels of power consumption while in a standby state. When CE# is pulled low the device will be selected and brought out of standby
CE#	INPUT	mode. The device is considered active and instructions can be written to, data read, and written to the device. After power-up, CE# must transition from high to low before a new instruction will be accepted.
		Keeping CE# in a high state deselects the device and switches it into its low power state. Data will not be accepted when CE# is high.
SI (IO0), SO (IO1)	INPUT/OUTPUT	Serial Data Input, Serial Output, and IOs (SI, SO, IO0, and IO1): This device supports standard SPI, Dual SPI, and Quad SPI operation. Standard SPI instructions use the unidirectional SI (Serial Input) pin to write instructions, addresses, or data to the device on the rising edge of the Serial Clock (SCK). Standard SPI also uses the unidirectional SO (Serial Output) to read data or status from the device on the falling edge of the serial clock (SCK).
		In Dual and Quad SPI mode, SI and SO become bidirectional IO pins to write instructions, addresses or data to the device on the rising edge of the Serial Clock (SCK) and read data or status from the device on the falling edge of SCK. Quad SPI instructions use the WP# and HOLD# pins as IO2 and IO3 respectively.
WP# (IO2)	INPUT/OUTPUT	Write Protect/Serial Data IO (IO2): The WP# pin protects the Status Register from being written in conjunction with the SRWD bit. When the SRWD is set to "1" and the WP# is pulled low, the Status Register bits (SRWD, QE, BP3, BP2, BP1, BP0) are write-protected and vice-versa for WP# high. When the SRWD is set to "0", the Status Register is not write-protected regardless of WP# state. When the QE bit is set to "1", the WP# pin (Write Protect) function is not available
		since this pin is used for IO2.
		Hold/Serial Data IO (IO3): Pauses serial communication by the master device without resetting the serial sequence. When the QE bit of Status Register is set to "1", HOLD# pin is not available since it becomes IO3.
HOLD# (IO3)	INPUT/OUTPUT	The HOLD# pin allows the device to be paused while it is selected. The HOLD# pin is active low. When HOLD# is in a low state, and CE# is low, the SO pin will be at high impedance.
		Device operation can resume when HOLD# pin is brought to a high state. When the QE bit of Status Register is set for Quad I/O, the HOLD# pin function is not available and becomes IO3 for Multi-I/O SPI mode.
SCK	INPUT	Serial Data Clock: Synchronized Clock for input and output timing operations.
Vcc	POWER	Power: Device Core Power Supply
GND	GROUND	Ground: Connect to ground when referenced to Vcc
NC	Unused	NC: Pins labeled "NC" stand for "No Connect" and should be left uncommitted.



3. BLOCK DIAGRAM






4. SPI MODES DESCRIPTION

Multiple IS25LQ032B/016B/080B devices can be connected on the SPI serial bus and controlled by a SPI Master, i.e. microcontroller, as shown in Figure 4.1 the devices support either of two SPI modes:

Mode 0 (0, 0) Mode 3 (1, 1)

The difference between these two modes is the clock polarity. When the SPI master is in stand-by mode, the serial clock remains at "0" (SCK = 0) for Mode 0 and the clock remains at "1" (SCK = 1) for Mode 3. Please refer to Figure 4.2 for SPI mode. In SPI mode, the input data is latched on the rising edge of Serial Clock (SCK), and the output data is available from the falling edge of SCK.

Figure 4.1 Connection Diagram among SPI Master and SPI Slaves (Memory Devices)




Notes:

- 1. The Write Protect (WP#) and Hold (HOLD#) signals should be driven high or low as necessary.
- 2. SI and SO pins become bidirectional IO0 and IO1, and WP# and HOLD# pins become IO2 and IO3 respectively during Multi-IO mode.



Figure 4.2 SPI Mode Support







5. SYSTEM CONFIGURATION

The device is designed to interface directly with the synchronous Serial Peripheral Interface (SPI) microcontrollers or any SPI interface-equipped system controllers.

The memory array is divided into uniform 4 Kbyte sectors or uniform 32/64 Kbyte blocks (a block consists of eight/sixteen adjacent sectors respectively).

Table 5.1 illustrates the memory map of the device. The Status Register controls how the memory is protected.



5.1 BLOCK/SECTOR ADDRESSES

Table 5.1 Block/Sector Addresses of IS25LQ032B/016B/080B

Men	nory Der	nsity	Block No. (64Kbyte)	Block No. (32Kbyte)	Sector No.	Sector Size (Kbyte)	Address Range
				Block 0	Sector 0	4	000000h – 000FFFh
			Block 0	DIOCK U	:	:	:
			DIOCK U	Block 1	:	:	:
				DIOCK I	Sector 15	4	00F000h – 00FFFFh
				Block 2	Sector 16	4	010000h – 010FFFh
			Block 1	BIOCK 2	:	:	:
			DIOCK I	Block 3	:	:	:
				DIOCK 3	Sector 31	4	01F000h – 01FFFFh
8Mb				Block 4	Sector 32	4	020000h – 020FFFh
			Block 2	BIOCK 4	:	:	:
	16Mb		DIUCK 2	Dlook F	:	:	:
	TOWD	32Mb		Block 5	Sector 47	4	02F000h – 02FFFFh
			:	:	:	:	:
			Block 15	Block 30	Sector 240	4	0F0000h – 0F0FFFh
					:	:	:
				Block 31	:	:	:
				Block 31	Sector 255	4	0FF000h – 0FFFFFh
			:	:	:	:	:
			Block 31	Block 62	Sector 496	4	1F0000h – 1F0FFFh
				BIOCK 02	:	:	:
				Block 63	:	:	:
				DIOCK 00	Sector 511	4	1FF000h – 1FFFFFh
			:	:	:	:	:
				Block 124	Sector 992	4	3E0000h - 3E0FFFh
			Block 62	BIOCK 124	:	:	:
			DIOON OZ	Block 125	:	:	:
				DIOCK 123	Sector 1007	4	3EF000h – 3EFFFFh
				Block 126	Sector 1008	4	3F0000h – 3F0FFFh
			Block 63	DIOCK 120	:	:	:
			DIOCK 03	Block 127	:	:	:
				DIOCK 127	Sector 1023	4	3FF000h – 3FFFFFh



6. REGISTERS

The device has two sets of Registers: Status, Function.

6.1. STATUS REGISTER

Status Register Format and Status Register Bit Definitions are described in Tables 6.1 & 6.2.

Table 6.1 Status Register Format

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	SRWD	QE	BP3	BP2	BP1	BP0	WEL	WIP
Default	0	0	0	0	0	0	0	0

Table 6.2 Status Register Bit Definition

Bit	Name	Definition	Read- /Write	Туре
Bit 0	WIP	Write In Progress Bit: "0" indicates the device is ready(default) "1" indicates a write cycle is in progress and the device is busy	R	Volatile
Bit 1	WEL	Write Enable Latch: "0" indicates the device is not write enabled (default) "1" indicates the device is write enabled	R/W ¹	Volatile
Bit 2	BP0			
Bit 3	BP1	Block Protection Bit: (See Table 6.4 for details)	R/W	Non-Volatile
Bit 4	BP2	"0" indicates the specific blocks are not write-protected (default) "1" indicates the specific blocks are write-protected		
Bit 5	BP3			
Bit 6	QE	Quad Enable bit: "0" indicates the Quad output function disable (default) "1" indicates the Quad output function enable	R/W	Non-Volatile
Bit 7	SRWD	Status Register Write Disable: (See Table 7.1 for details) "0" indicates the Status Register is not write-protected (default) "1" indicates the Status Register is write-protected	R/W	Non-Volatile

Note1: WEL bit can be written by WREN and WRDI commands, but cannot by WRSR command.

The BP0, BP1, BP2, BP3, QE, and SRWD are non-volatile memory cells that can be written by a Write Status Register (WRSR) instruction. The default value of the BP0, BP1, BP2, BP3, QE, and SRWD bits were set to "0" at factory. The Status Register can be read by the Read Status Register (RDSR).

The function of Status Register bits are described as follows:

WIP bit: The Write In Progress (WIP) bit is read-only, and can be used to detect the progress or completion of a program or erase operation. When the WIP bit is "0", the device is ready for Write Status Register, program or erase operation. When the WIP bit is "1", the device is busy.

WEL bit: The Write Enable Latch (WEL) bit indicates the status of the internal write enable latch. When the WEL is "0", the write enable latch is disabled and all write operations described in Table 6.3 are inhibited. When the WEL bit is "1", write operations are allowed. The WEL bit is set by a Write Enable (WREN) instruction. Each write register, program and erase instruction must be preceded by a WREN instruction. The WEL bit can be reset by a Write Disable (WRDI) instruction. It will automatically be reset after the completion of any write operation.



Table 6.3 Instructions requiring WREN instruction ahead

Instructions must be preceded by the WREN instruction				
Name	Hex Code	Operation		
PP	02h	Serial Input Page Program		
PPQ	32h/38h	Quad Input Page Program		
SER	D7h/20h	Sector Erase		
BER32 (32Kb)	52h	Block Erase 32K		
BER64 (64Kb)	D8h	Block Erase 64K		
CER	C7h/60h	Chip Erase		
WRSR	01h	Write Status Register		
WRFR	42h	Write Function Register		
IRP	62h	Program Information Row		

BP3, **BP2**, **BP1**, **BP0** bits: The Block Protection (BP3, BP2, BP1 and BP0) bits are used to define the portion of the memory area to be protected. Refer to Table 6.4 for the Block Write Protection (BP) bit settings. When a defined combination of BP3, BP2, BP1 and BP0 bits are set, the corresponding memory area is protected. Any program or erase operation to that area will be inhibited.

Note: A Chip Erase (CER) instruction will be ignored unless all the Block Protection Bits are "0"s.

SRWD bit: The Status Register Write Disable (SRWD) bit operates in conjunction with the Write Protection (WP#) signal to provide a Hardware Protection Mode. When the SRWD is set to "0", the Status Register is not write-protected. When the SRWD is set to "1" and the WP# is pulled low (VIL), the bits of Status Register (SRWD, QE, BP3, BP2, BP1, BP0) become read-only, and a WRSR instruction will be ignored. If the SRWD is set to "1" and WP# is pulled high (VIH), the Status Register can be changed by a WRSR instruction.

QE bit: The Quad Enable (QE) is a non-volatile bit in the Status Register that allows quad operation. When the QE bit is set to "0", the pin WP# and HOLD# are enabled. When the QE bit is set to "1", the IO2 and IO3 pins are enabled.

WARNING: The QE bit must be set to 0 if WP# or HOLD# pin is tied directly to the power supply.



Table 6.4 Block (64Kbyte) assignment by Block Write Protect (BP) Bits.

Status Register Bits			ts		Protected Memory Area				
BP3	BP2	BP1	BP0	32Mb	16Mb	8Mb			
0	0	0	0	None	None	None			
0	0	0	1	1 block : 63	1 block : 31	1 block : 15			
0	0	1	0	2 blocks : 62 - 63	2 blocks : 30 - 31	2 blocks : 14-15			
0	0	1	1	4 blocks : 60 - 63	4 blocks : 28 - 31	4 blocks : 12-15			
0	1	0	0	8 blocks : 56 - 63	8 blocks : 24 - 31	8 blocks : 8-15			
0	1	0	1	16 blocks : 48 - 63	16 blocks : 16 -31				
0	1	1	0	32 blocks : 32 - 63	blocks : 32 - 63				
0	1	1	1	All Disaks	All Diagles	All Disaks			
1	0	0	0	All Blocks	All Blocks	All Blocks			
1	0	0	1	32 blocks : 0 - 31]				
1	0	1	0	16 blocks : 0 - 15	16 blocks : 0 - 15				
1	0	1	1	8 blocks : 0 - 7	8 blocks : 0 - 7	8 blocks : 0 - 7			
1	1	0	0	4 blocks 0 - 3	4 blocks 0 - 3	4 blocks 0 - 3			
1	1	0	1	2 blocks : 0 - 1	2 blocks : 0 - 1	2 blocks : 0 -1			
1	1	1	0	1 block : 0	1 block : 0	1 block : 0			
1	1	1	1	None	None	None			



6.2. FUNCTION REGISTER

Function Register Format and Bit definition are described in Table 6.5 and Table 6.6

Table 6.5 Function Register Format

	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	IRL3	IRL2	IRL1	IRL0	ESUS	PSUS	Reserved	Reserved
Default	0	0	0	0	0	0	0	0

Table 6.6 Function Register Bit Definition

Bit	Name	Definition	Read- /Write	Туре
Bit 0	Reserved	Reserved	R	Reserved
Bit 1	Reserved	Reserved	R	Reserved
Bit 2	PSUS	Program suspend bit: "0" indicates program is not suspend "1" indicates program is suspend	R	Volatile
Bit 3	ESUS	Erase suspend bit: "0" indicates Erase is not suspend "1" indicates Erase is suspend	R	Volatile
Bit 4	IR Lock 0	Lock the Information Row 0: "0" indicates the Information Row can be programmed "1" indicates the Information Row cannot be programmed	R/W	ОТР
Bit 5	IR Lock 1	Lock the Information Row 1: "0" indicates the Information Row can be programmed "1" indicates the Information Row cannot be programmed	R/W	ОТР
Bit 6	IR Lock 2	Lock the Information Row 2: "0" indicates the Information Row can be programmed "1" indicates the Information Row cannot be programmed	R/W	ОТР
Bit 7	IR Lock 3	Lock the Information Row 3: "0" indicates the Information Row can be programmed "1" indicates the Information Row cannot be programmed	R/W	ОТР

Note: Once OTP bits of Function Register are written to "1", it cannot be modified to "0" any more.

PSUS bit: The Program Suspend Status bit indicates when a Program operation has been suspended. The PSUS changes to "1" after a suspend command is issued during the program operation. Once the suspended Program resumes, the PSUS bit is reset to "0".

ESUS bit: The Erase Suspend Status indicates when an Erase operation has been suspended. The ESUS bit is "1" after a suspend command is issued during an Erase operation. Once the suspended Erase resumes, the ESUS bit is reset to "0".

IR Lock bit 0 ~ **3**: The default is "0" so that the Information Row can be programmed. If the bit set to "1", the Information Row can't be programmed. Once it set to "1", it cannot be changed back to "0" since IR Lock bits are OTP.



7. PROTECTION MODE

The device supports hardware and software write-protection mechanisms.

7.1 HARDWARE WRITE PROTECTION

The Write Protection (WP#) pin provides a hardware write protection method for BP3, BP2, BP1, BP0, QE, and SRWD in the Status Register. Refer to the section 6.1 STATUS REGISTER.

Write inhibit voltage (V_{WI}) is specified in the section 9.8 POWER-UP AND POWER-DOWN. All write sequence will be ignored when Vcc drops to V_{WI} .

Table 7.1 Hardware Write Protection on Status Register

SRWD	WP#	Status Register
0	Low	Writable
1	Low	Protected
0	High	Writable
1	High	Writable

Note: Before the execution of any program, erase or Write Status/Function Register instruction, the Write Enable Latch (WEL) bit must be enabled by executing a Write Enable (WREN) instruction. If the WEL bit is not enabled, the program, erase or write register instruction will be ignored.

7.2 SOFTWARE WRITE PROTECTION

The device also provides a software write protection feature. The Block Protection (BP3, BP2, BP1, and BP0) bits allow part or the whole memory area to be write-protected.



8. DEVICE OPERATION

The device utilizes an 8-bit instruction register. Refer to Table 8.1. Instruction Set for details on Instructions and Instruction Codes. All instructions, addresses, and data are shifted in with the most significant bit (MSB) first_on Serial Data Input (SI) or Serial Data IOs (IO0, IO1, IO2, IO3). The input data on SI or IOs is latched on the rising edge of Serial Clock (SCK) after Chip Enable (CE#) is driven low (V_{IL}). Every instruction sequence starts with a one-byte instruction code and is followed by address bytes, data bytes, or both address bytes and data bytes, depending on the type of instruction. CE# must be driven high (V_{IH}) after the last bit of the instruction sequence has been shifted in to end the operation.

Table 8.1 Instruction Set

Instruction Name	Hex Code	Operation	Mode	Maximum Frequency
RD	03h	Read Data Bytes from Memory at Normal Read Mode	SPI	33MHz
FR	0Bh	Read Data Bytes from Memory at Fast Read Mode	SPI	104MHz
FRDIO	BBh	Fast Read Dual I/O	SPI	104MHz
FRDO	3Bh	Fast Read Dual Output	SPI	104MHz
FRQIO	EBh	Fast Read Quad I/O	SPI	104MHz
FRQO	6Bh	Fast Read Quad Output	SPI	104MHz
PP	02h	Page Program Data Bytes Into Memory	SPI	104MHz
PPQ	32h/38h	Page Program Data Bytes Into Memory with Quad interface	SPI	104MHz
SER	D7h/20h	Sector Erase 4KB	SPI	104MHz
BER32 (32Kbyte)	52h	Block Erase 32KB	SPI	104MHz
BER64 (64Kbyte)	D8h	Block Erase 64KB	SPI	104MHz
CER	C7h/60h	Chip Erase	SPI	104MHz
WREN	06h	Write Enable	SPI	104MHz
WRDI	04h	Write Disable	SPI	104MHz
RDSR	05h	Read Status Register	SPI	104MHz
WRSR	01h	Write Status Register	SPI	104MHz
RDFR	48h	Read Function Register	SPI	104MHz
WRFR	42h	Write Function Register	SPI	104MHz
PERSUS	75h/B0h	Suspend during the program/erase	SPI	104MHz
PERRSM	7Ah/30h	Resume program/erase	SPI	104MHz
DP	B9h	Deep power down mode	SPI	104MHz
RDID, RDPD	ABh	Read Manufacturer and Product ID/release Deep power down	SPI	104MHz
RDUID	4Bh	Read Unique ID Number	SPI	104MHz
RDJDID	9Fh	Read Manufacturer and Product ID by JEDEC ID Command	SPI	104MHz
RDMDID	90h	Read Manufacturer and Device ID	SPI	104MHz
RDSFDP	5Ah	SFDP Read	SPI	104MHz
RSTEN	66h	Software reset enable	SPI	104MHz
RST	99h	Reset	SPI	104MHz
IRP	62h	Program Information Row	SPI	104MHz
IRRD	68h	Read Information Row	SPI	104MHz



Instruction Name	Hex Code	Operation	Mode	Maximum Frequency
SECUNLOCK	26h	Sector Unlock	SPI	104MHz
SECLOCK	24h	Sector Lock	SPI	104MHz

8.1 READ DATA OPERATION (RD, 03H)

The Read Data (RD) instruction is used to read memory contents of the device at a maximum frequency of 33MHz.

The RD instruction code is transmitted via the SI line, followed by three address bytes (A23 - A0) of the first memory location to be read. A total of 24 address bits are shifted in, but only A_{VMSB} (Valid Most Significant Bit) - A_0 are decoded. The remaining bits (A23 - A_{VMSB+1}) are ignored. The first byte address can be at any memory location. Upon completion, any data on the SI will be ignored. Refer to Table 8.2 for the related Address Key.

The first byte data (D7 - D0) address is shifted out on the SO line, MSB first. A single byte of data, or up to the whole memory array, can be read out in one READ instruction. The address is automatically incremented after each byte of data is shifted out. The read operation can be terminated at any time by driving CE# high (VIH) after the data comes out. When the highest address of the device is reached, the address counter will roll over to the 000000h address, allowing the entire memory to be read in one continuous READ instruction.

If a Read Data instruction is issued while an Erase, Program or Write cycle is in process (WIP=1) the instruction is ignored and will not have any effects on the current cycle.


Table 8.2 Address Key

Valid Address	IS25LQ032B	IS25LQ016B	IS25LQ080B
A _{VMSB} -A ₀	A21-A0	A20-A0	A19-A0
	(A23-A22=X)	(A23-A21=X)	(A23-A20=X)

Note: X=Don't Care



Figure 8.1 Read Data Sequence





8.2 FAST READ DATA OPERATION (FR, 0BH)


The FAST_READ instruction is used to read memory data at up to a 104MHZ clock.

The FAST_READ instruction code is followed by three address bytes (A23 - A0) and a dummy byte (8 clocks), transmitted via the SI line, with each bit latched-in during the rising edge of SCK. Then the first data byte from the address is shifted out on the SO line, with each bit shifted out at a maximum frequency fct, during the falling edge of SCK.

The first byte addressed can be at any memory location. The address is automatically incremented after each byte of data is shifted out. When the highest address is reached, the address counter will roll over to the 000000h address, allowing the entire memory to be read with a single FAST_READ instruction. The FAST_READ instruction is terminated by driving CE# high (VIH).

If a Fast Read Data instruction is issued while an Erase, Program or Write cycle is in process (WIP=1) the instruction is ignored and will not have any effects on the current cycle.

Figure 8.2 Fast Read Data Sequence





8.3 HOLD OPERATION

HOLD# is used in conjunction with CE# to select the device. When the device is selected and a serial sequence is underway, HOLD# can be used to pause the serial communication with the master device without resetting the serial sequence. To pause, HOLD# is brought low while the SCK signal is low. To resume serial communication, HOLD# is brought high while the SCK signal is low (SCK may still toggle during HOLD). Inputs to SI will be ignored while SO is in the high impedance state, during HOLD.

Timing graph can be referenced in AC Parameters Figure 9.3.

8.4 FAST READ DUAL I/O OPERATION (FRDIO, BBH)

The FRDIO instruction allows the address bits to be input two bits at a time. This may allow for code to be executed directly from the SPI in some applications.

The FRDIO instruction code is followed by three address bytes (A23 – A0) and a mode byte, transmitted via the IO1 and IO0 lines, with each pair of bits latched-in during the rising edge of SCK. The address MSB is input on IO1, the next bit on IO0, and continue to shift in alternating on the two lines. If AXh (where X is don't care) is input for the mode byte, the device will enter AX read mode. In the AX read mode, the next instruction expected from the device will be another FRDIO instruction and will not need the BBh instruction code so that it saves cycles as described in Figure 8.4. If the following mode byte is not set to AXh, the device will exit AX read mode. To avoid any I/O contention problem, X should be Hi-Z.


Once address and mode byte are input the device will read out data at the specified address. The first data byte addressed is shifted out on the IO1 and IO0 lines, with each pair of bits shifted out at a maximum frequency f_{CT} , during the falling edge of SCK. The first bit (MSB) is output on IO1, while simultaneously the second bit is output on IO0. Figure 8.3 illustrates the timing sequence.

The first byte addressed can be at any memory location. The address is automatically incremented by one after each byte of data is shifted out. When the highest address is reached, the address counter will roll over to the 000000h address, allowing the entire memory to be read with a single FRDIO instruction. FRDIO instruction is terminated by driving CE# high (V_{IH}) .

If the FRDIO instruction is issued while an Erase, Program or Write cycle is in process (WIP=1) the instruction is ignored and will not affect the current cycle.



Figure 8.3 Fast Read Dual I/O Sequence (with command decode cycles)




Notes:

- 1. If the mode bits=AXh (where X is don't care), it can execute the AX read mode (without command). Anything but AXh in the mode byte cycle will keep the same sequence.
- 2. To avoid I/O contention, X should be Hi-Z.



Figure 8.4 Fast Read Dual I/O Sequence (without command decode cycles)



Notes:

- 1. If the mode bits=AXh (where X is don't care), it will keep executing the AX read mode (without command). When the mode bits are different from AXh, the device exits the AX read operation.
- 2. To avoid I/O contention, X should be Hi-Z.