

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







ISSI

1-CHANNEL FUN LED DRIVER

July 2015

GENERAL DESCRIPTION

IS31FL3191 is a 1-channel fun LED driver which has One Shot Programming mode and PWM Control mode for LED lighting effects. The maximum output current can be adjusted in 5 levels (5mA~42mA).

In PWM Control mode, the PWM duty cycle of each output can be independently programmed and controlled in 256 steps to simplify color mixing. In One Shot Programming mode, the timing characteristics for output current - current rising, holding, falling and off time, can be adjusted individually.

IS31FL3191 is available in UTQFN-9 (1.5mm × 1.5mm). It operates from 2.7V to 5.5V over the temperature range of -40°C to +85°C.

FEATURES

- Independently controlled automatic and semiautomatic breathing system-free pre-established pattern
- I2C interface, automatic address increment function
- Independently controlled output of 256 PWM steps
- 2.7V to 5.5V supply voltage
- 5 levels programmable output current
- Over-temperature protection
- Operating temperature $T_A = -40^{\circ}C \sim +85^{\circ}C$
- UTQFN-9 (1.5mm × 1.5mm) package

APPLICATIONS

- Mobile phones and other hand-held devices for LED display
- LED in home appliances

TYPICAL APPLICATION CIRCUIT




Figure 1 Typical Application Circuit

Note: The IC should be placed far away from the mobile antenna in order to prevent the EMI.



PIN CONFIGURATION

Package	Pin Configuration (Top View)				
UTQFN-9	• SDB NC NC (A1) (A2) (A3) GND GND SDA (B1) (B2) (B3) OUT VCC SCL (C1) (C2) (C3)				

PIN DESCRIPTION

No.	Pin	Description
A1	SDB	Shutdown the chip when pulled to low.
A2, A3	NC	No connection.
B1, B2	GND	Ground.
В3	SDA	I2C serial data.
C1	OUT	Current source output.
C2	VCC	Power supply.
C3	SCL	I2C serial clock.





ORDERING INFORMATION Industrial Range: -40°C to +85°C

Order Part No.	Package	QTY/Reel
IS31FL3191-UTLS2-TR	UTQFN-9, Lead-free	3000

Copyright © 2015 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products. Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

- a.) the risk of injury or damage has been minimized;
- b.) the user assume all such risks; and $% \left(\frac{1}{2}\right) =\left(\frac{1}{2}\right) \left(\frac{1}{2}\right)$
- c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



ABSOLUTE MAXIMUM RATINGS

Supply voltage, V _{CC}	−0.3V ~ +6.0V
Voltage at any input pin	$-0.3V \sim V_{CC} + 0.3V$
Maximum junction temperature, T _{JMAX}	150°C
Operating temperature range, T _A	-40°C ~ +85°C
Storage temperature range, T _{STG}	−65°C ~ +150°C
ESD (HBM)	8kV
ESD (CDM)	1kV

Note:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other condition beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $T_A = -40^{\circ}\text{C} \sim +85^{\circ}\text{C}$, $V_{CC} = 5\text{V}$, unless otherwise noted. Typical value are $T_A = 25^{\circ}\text{C}$.

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V _{CC}	Supply voltage		2.7		5.5	V
I _{CC}	Quiescent power supply current	$V_{SDB} = V_{CC}$		0.36		mA
I _{SD}	Shutdown current	V _{SDB} = 0V or software shutdown			2.5	μΑ
I _{OUT}	Output current	PWM Control mode, V _{DS} = 0.5V PWM Register(04h) = 0xFF Current Register(03h) = 0x00		42 (Note 1)		mA
V_{HR}	Current sink headroom voltage	I _{OUT} = 42mA		500		mV
Logic Ele	ectrical Characteristics (SDA, SC	CL, SDB, AD)				
V_{IL}	Logic "0" input voltage	V _{CC} = 2.7V			0.4	V
V_{IH}	Logic "1" input voltage	V _{CC} = 5.5V	1.4			V
I _{IL}	Logic "0" input current			5 (Note 2)		nA
I _{IH}	Logic "1" input current			5 (Note 2)		nA



DIGITAL INPUT SWITCHING CHARACTERISTICS (Note 3)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
f _{SCL}	Serial-Clock frequency				400	kHz
t _{BUF}	Bus free time between a STOP and a START condition		1.3			μs
t _{HD, STA}	Hold time (repeated) START condition		0.6			μs
t _{SU, STA}	Repeated START condition setup time		0.6			μs
t _{SU, STO}	STOP condition setup time		0.6			μs
t _{HD, DAT}	Data hold time				0.9	μs
t _{SU, DAT}	Data setup time		100			ns
t_{LOW}	SCL clock low period		1.3			μs
t _{HIGH}	SCL clock high period		0.7			μs
t _R	Rise time of both SDA and SCL signals, receiving	(Note 4)		20+0.1Cb	300	ns
t _F	Fall time of both SDA and SCL signals, receiving	(Note 4)		20+0.1Cb	300	ns

Note 1: I_{OUT} represents the average output current. See PWM Register, Table 7.

Note 2: The LED is on.

Note 3: Guaranteed by design.

Note 4: Cb = total capacitance of one bus line in pF. $I_{SINK} \le 6mA$. t_R and t_F measured between 0.3 × V_{CC} and 0.7 × V_{CC} .



DETAILED DESCRIPTION

12C INTERFACE

The IS31FL3191 uses a serial bus, which conforms to the I2C protocol, to control the chip's functions with two wires: SCL and SDA. The IS31FL3191 has a 7-bit slave address (A7:A1), followed by the R/W bit, A0. Since IS31FL3191 only supports write operations, A0 must always be "0".

The complete slave address is:

Table 1 Slave Address (Write only):

Bit	A7:A1	A0
Value	1101 000	0

The SCL line is uni-directional. The SDA line is bi-directional (open-collector) with a pull-up resistor (typically 4.7k Ω). The maximum clock frequency specified by the I2C standard is 400kHz. In this discussion, the master is the microcontroller and the slave is the IS31FL3191.

The timing diagram for the I2C is shown in Figure 2. The SDA is latched in on the stable high level of the SCL. When there is no interface activity, the SDA line should be held high.

The "START" signal is generated by lowering the SDA signal while the SCL signal is high. The start signal will alert all devices attached to the I2C bus to check the incoming address against their own chip address.

The 8-bit chip address is sent next, most significant bit first. Each address bit must be stable while the SCL level is high.

After the last bit of the chip address is sent, the master checks for the IS31FL3191's acknowledge. The master releases the SDA line high (through a pull-up resistor). Then the master sends an SCL pulse. If the IS31FL3191 has received the address correctly, then it holds the SDA line low during the SCL pulse. If the SDA line is not low, then the master should send a "STOP" signal (discussed later) and abort the transfer.

Following acknowledge of IS31FL3191, the register address byte is sent, most significant bit first. IS31FL3191 must generate another acknowledge indicating that the register address has been received.

Then 8-bit of data byte are sent next, most significant bit first. Each data bit should be valid while the SCL level is stable high. After the data byte is sent, the IS31FL3191 must generate another acknowledge to indicate that the data was received.

The "STOP" signal ends the transfer. To signal "STOP", the SDA signal goes high while the SCL signal is high.

ADDRESS AUTO INCREMENT

To write multiple bytes of data into IS31FL3191, load the address of the data register that the first data byte is intended for. During the IS31FL3191 acknowledge of receiving the data byte, the internal address pointer will increment by one. The next data byte sent to IS31FL3191 will be placed in the new address, and so on (Figure 5).




Figure 2 Interface Timing




Figure 3 Bit Transfer






Figure 4 Writing to IS31FL3191 (Typical)




Figure 5 Writing to IS31FL3191 (Automatic Address Increment)

REGISTERS DEFINITIONS

Table 2 Register Function

Address	Name	Function	Table	Default	
00h	Shutdown Register	Set software shutdown mode	3	0000 0001	
01h	Breathing Control Register	Set the breathing function	4		
02h	LED Mode Register	Set operation mode	5	0000 0000	
03h	Current Setting Register	Set output current	6	0000 0000	
04h	PWM Register	Channel PWM duty cycle data registers	7		
07h	PWM Update Register	Load PWM Registers data	-	XXXX XXXX	
0Ah	T0 Register	Set the T0 time	8		
10h	T1&T2 Register	Set the T1&T2 time	9	0000 0000	
16h	T3&T4 Register	Set the T3&T4 time	10		
1Ch	Time Update Register	Load time registers' data	-	XXXX XXXX	
1Dh	LED Control Register	OUT enable bit	11	0000 0001	
2Fh	Reset Register	Reset all registers to default value	-	XXXX XXXX	

Table 3 00h Shutdown Register

Bit	D7:D6	D5	D4:D1	D0
Name	-	EN	-	SSD
Default	00	0	0000	1

The Shutdown Register sets software shutdown mode of IS31FL3191.

Channel ControlChannel disableChannel enable

SSD Software Shutdown Enable

0 Normal operation

1 Software shutdown mode



Table 4 01h Breathing Control Register

Table : Citi Disatining Control Regiotes						
Bit	D7:D6	D5	D4	D3:D0		
Name	-	RM	HT	-		
Default	00	0	0	0000		

The Breathing Control Register sets the breathing function.

RM Ramping Mode Enable

0 Disable1 Enable

HT Hold Time Selection

0 Hold on T2 1 Hold on T4

Table 5 02h LED Mode Register

Bit	D7:D6	D5	D4:D0
Name	-	LED	-
Default	00	0	00000

The LED Mode Register sets operation mode of IS31FL3191.

LED LED Mode Selection 0 PWM Control Mode

1 One Shot Programming Mode

Table 6 03h Current Setting Register

Bit	D7:D5	D4:D2	D1:D0
Name	-	CS	-
Default	000	000	00

The Current Setting Register stores the maximum current setting, I_{MAX} , for all of the LED output channels.

CS	Current Setting
000	42mA
001	10mA
010	5mA
011	30mA
1xx	17.5mA

Table 7 04h PWM Register

Bit	D7:D0
Name	PWM
Default	0000 0000

The value in the PWM Registers modulate the LEDs in 256 steps.

The value of the PWM Register decides the average output current. The average output current may be computed using the Formula (1):

$$I_{OUT} = \frac{I_{MAX}}{256} \cdot \sum_{n=0}^{7} D[n] * 2^{n}$$
 (1)

Where D[n] stands for the individual bit value, 1 or 0, in location n.

For example: if D7:D0 = 10110101, $I_{OUT} = I_{MAX} (2^0 + 2^2 + 2^4 + 2^5 + 2^7)/256$

I_{MAX} is set by Current Setting Register.

07h PWM Update Register

The data sent to the PWM Registers will be stored in temporary registers. A write operation of "0000 0000" value to the PWM Update Register is required to update the registers (04h).

Table 8 0Ah T0 Register

Bit	D7:D4	D3:D0
Name	T0	-
Default	0000	0000

The T0 Registers set the T0 time in One Shot Programming mode.

T0	T0 Setting
0000	0s
0001	0.13s
0010	0.26s
0011	0.52s
0100	1.04s
0101	2.08s
0110	4.16s
0111	8.32s
1000	16.64s
1001	33.28s
1010	66.56s
Others	Unavailable



Table 9 10h T1&T2 Register

		9	
Bit	D7:D5	D4:D1	D0
Name	T1	T2	-
Default	000	0000	0

The T1&T2 Registers set the T1&T2 time in One Shot Programming mode.

T1	T1 Setting
000	0.13s
001	0.26s
010	0.52s
011	1.04s
100	2.08s
101	4.16s
110	8.32s
111	16.64s

110	8.32s
111	16.64s
T2	T2 Setting
0000	0s
0001	0.13s
0010	0.26s
0011	0.52s
0100	1.04s
0101	2.08s
0110	4.16s
0111	8.32s
1000	16.64s
Others	Unavailable

Table 10 16h T3&T4 Register

Bit	D7:D5	D4:D1	D0
Name	Т3	T4	-
Default	000	0000	0

The T3&T4 Registers set the T3&T4 time in One Shot Programming mode.

T3	T3 Setting
000	0.13s
001	0.26s
010	0.52s
011	1.04s
100	2.08s
101	4.16s
110	8.32s
111	16.64s

T4	T4 Setting
0000	0s
0001	0.13s
0010	0.26s
0011	0.52s
0100	1.04s
0101	2.08s
0110	4.16s
0111	8.32s
1000	16.64s
1001	33.28s
1010	66.56s
Others	Unavailable

1Ch Time Update Register

The data sent to the time registers will be stored in temporary registers. A write operation of "0000 0000" value to the Time Update Register is required to update the registers (0Ah, 10h, 16h).

Table 11 1Dh LED Control Register

Bit	D7:D1	D0
Name	-	OUT
Default	0000 000	1

The LED Control Registers store the on or off state of each channel LED.


OUT	LED State
0	LED off
1	LED on

2Fh Reset Register

Once user writes "0000 0000" to the Reset Register, IS31FL3191 will reset all registers to their default value. On initial power-up, the IS31FL3191 registers are reset to their default values for a blank display.



FUNCTIONAL BLOCK DIAGRAM





APPLICATION INFORMATION

GENERAL DESCRIPTION

IS31FL3191 is a 1-channel LED driver with two-dimensional auto breathing and PWM Control mode. It can drive two individual LEDs.

PWM CONTROL

By setting the LED bits of the LED Mode Register (03h) to "0", the IS31FL3191 will operate in PWM Control mode. The PWM Registers (04h) can modulate LED brightness of one channel with 256 steps. For example, if the data in PWM Register is "0000 0100", then the PWM is the fourth step, with a duty cycle of 4/256.

In PWM control mode, a new value must be written to the PWM registers to change the output PWM duty cycle. Writing new data continuously to the registers can modulate the brightness of the LEDs to achieve a breathing effect, blinking, or any other effects that the user defines.

LED BREATHING CONTROL

By setting the LED bits of the LED Mode Register (03h) to "1", the IS31FL3191 will operate in One Shot Programming mode. In this mode, PWM Registers (04h) are unavailable and the LED intensity is automatically modulated in a breathing cycle, independently controlled by T0~T4. T0 is an offset time period which runs only once at the start of the cycle. The full cycle is T1 to T4 (Figure 6).




Figure 6 Breathing Timing

SEMIAUTOMATIC BREATHING

By setting the LED bits of the LED Mode Register (02h) to "1" and the RM bit of the Breathing Control Register (01h) to "1", the ramping function is enabled. HT is the time select bit. When HT bit is set to "0", T2 will be held forever, and the LED will remain at the programmed maximum intensity. When HT bit is set to "1", T3 will continue and T4 will be held, causing the LED to complete one breathing cycle and then remain off

SHUTDOWN MODE

Shutdown mode can either be used as a means of reducing power consumption or generating a flashing display (repeatedly entering and leaving shutdown mode). During shutdown mode all registers retain their data.

SOFTWARE SHUTDOWN

By setting SSD bit of the Shutdown Register (00h) to "1", the IS31FL3191 will operate in software shutdown mode, wherein they consume only 3.5µA (typ.) current. When the IS31FL3191 is in software shutdown mode, all current sources are switched off.

HARDWARE SHUTDOWN

The chip enters hardware shutdown mode when the SDB pin is pulled low, wherein they consume only 2.5µA (typ.) current.



CLASSIFICATION REFLOW PROFILES

Profile Feature	Pb-Free Assembly
Preheat & Soak Temperature min (Tsmin) Temperature max (Tsmax) Time (Tsmin to Tsmax) (ts)	150°C 200°C 60-120 seconds
Average ramp-up rate (Tsmax to Tp)	3°C/second max.
Liquidous temperature (TL) Time at liquidous (tL)	217°C 60-150 seconds
Peak package body temperature (Tp)*	Max 260°C
Time (tp)** within 5°C of the specified classification temperature (Tc)	Max 30 seconds
Average ramp-down rate (Tp to Tsmax)	6°C/second max.
Time 25°C to peak temperature	8 minutes max.





Figure 7 Classification Profile




PACKAGE INFORMATION

UTQFN-9





RECOMMENDED LAND PATTERN



Note:

- 1. Land pattern complies to IPC-7351.
- 2. All dimensions in MM.
- 3. This document (including dimensions, notes & specs) is a recommendation based on typical circuit board manufacturing parameters. Since land pattern design depends on many factors unknown (eg. user's board manufacturing specs), user must determine suitability for use.



REVISION HISTORY

Revision	Detail Information	Date
Α	Initial release	2012.07.05
В	Update I2C writing figure Add land pattern Add ESD value Add functional block	2015.07.10