

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







# IS42S83200B IS42S16160B



# 32Meg x 8, 16Meg x16 **256-MBIT SYNCHRONOUS DRAM**

### **SEPTEMBER 2008**

### **FEATURES**

- Clock frequency: 166, 143, 133 MHz
- · Fully synchronous; all signals referenced to a positive clock edge
- · Internal bank for hiding row access/precharge
- Power supply

	$V_{DD}$	VDDQ
IS42S83200B	3.3V	3.3V
IS42S16160B	3.3V	3.3V

- LVTTL interface
- · Programmable burst length - (1, 2, 4, 8, full page)
- Programmable burst sequence: Sequential/Interleave
- Auto Refresh (CBR)
- · Self Refresh
- 8K refresh cycles every 64 ms
- · Random column address every clock cycle
- Programmable CAS latency (2, 3 clocks)
- · Burst read/write and burst read/single write operations capability
- · Burst termination by burst stop and precharge command
- Available in Industrial Temperature
- Available in 54-pin TSOP-II and 54-ball BGA (x16 only)
- Available in Lead-free

### **OVERVIEW**

ISSI's 256Mb Synchronous DRAM achieves high-speed data transfer using pipeline architecture. All inputs and outputs signals refer to the rising edge of the clock input. The 256Mb SDRAM is organized as follows.

IS42S83200B	IS42S16160B
8M x 8 x 4 Banks	4M x16x4 Banks
54-pin TSOPII	54-pin TSOPII
	54-ball BGA

### **KEY TIMING PARAMETERS**

Parameter	-6	-7	Unit
Clk Cycle Time			
CAS Latency = 3	6	7	ns
CAS Latency = 2	8	10	ns
Clk Frequency			
CAS Latency = 3	166	143	Mhz
CAS Latency = 2	125	100	Mhz
Access Time from Clock			
CAS Latency = 3	5.4	5.4	ns
CAS Latency = 2	6.5	6.5	ns

Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products



### **DEVICE OVERVIEW**

The 256Mb SDRAM is a high speed CMOS, dynamic random-access memory designed to operate in 3.3V VDD and 3.3V VDDQ memory systems containing 268,435,456 bits. Internally configured as a quad-bank DRAM with a synchronous interface. Each 67,108,864-bit bank is organized as 8,192 rows by 512 columns by 16 bits or 8,192 rows by 1,024 columns by 8 bits.

The 256Mb SDRAM includes an AUTO REFRESH MODE, and a power-saving, power-down mode. All signals are registered on the positive edge of the clock signal, CLK. All inputs and outputs are LVTTL compatible.


The 256Mb SDRAM has the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks to hide precharge time and the capability to randomly change column addresses on each clock cycle during burst access.

A self-timed row precharge initiated at the end of the burst sequence is available with the AUTO PRECHARGE function enabled. Precharge one bank while accessing one of the other three banks will hide the precharge cycles and provide seamless, high-speed, random-access operation.

SDRAM read and write accesses are burst oriented starting at a selected location and continuing for a programmed number of locations in a programmed sequence. The registration of an ACTIVE command begins accesses, followed by a READ or WRITE command. The ACTIVE command in conjunction with address bits registered are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0-A12 select the row). The READ or WRITE commands in conjunction with address bits registered are used to select the starting column location for the burst access.


Programmable READ or WRITE burst lengths consist of 1, 2, 4 and 8 locations or full page, with a burst terminate option.

### FUNCTIONAL BLOCK DIAGRAM (FOR 4MX16X4 BANKS SHOWN)





## PIN CONFIGURATIONS 54 pin TSOP - Type II for x8




### **PIN DESCRIPTIONS**

A0-A12	Row Address Input
A0-A9	Column Address Input
BA0, BA1	Bank Select Address
DQ0 to DQ7	Data I/O
CLK	System Clock Input
CKE	Clock Enable
<u>CS</u>	Chip Select
RAS	Row Address Strobe Command
CAS	Column Address Strobe Command

WE	Write Enable
DQM	Data Input/Output Mask
V <sub>DD</sub>	Power
Vss	Ground
VDDQ	Power Supply for I/O Pin
Vssq	Ground for I/O Pin
NC	No Connection



## PIN CONFIGURATIONS 54 pin TSOP - Type II for x16



### **PIN DESCRIPTIONS**


A0-A12	Row Address Input
A0-A8	Column Address Input
BA0, BA1	Bank Select Address
DQ0 to DQ15	Data I/O
CLK	System Clock Input
CKE	Clock Enable
CS	Chip Select
RAS	Row Address Strobe Command
CAS	Column Address Strobe Command

WE	Write Enable
DQML	x16 Lower Byte, Input/Output Mask
DQMH	x16 Upper Byte, Input/Output Mask
VDD	Power
Vss	Ground
VDDQ	Power Supply for I/O Pin
Vssq	Ground for I/O Pin
NC	No Connection



### **PIN CONFIGURATION**

**54-ball fBGA for x16** (Top View) (8.00 mm x 13.00 mm Body, 0.8 mm Ball Pitch) PACKAGE CODE: B



### **PIN DESCRIPTIONS**

A0-A12	Row Address Input
A0-A8	Column Address Input
BA0, BA1	Bank Select Address
DQ0 to DQ15	Data I/O
CLK	System Clock Input
CKE	Clock Enable
CS	Chip Select
RAS	Row Address Strobe Command
CAS	Column Address Strobe Command

WE	Write Enable
DQML	x16 Lower Byte Input/Output Mask
DQMH	x16 Upper Byte Input/Output Mask
V <sub>DD</sub>	Power
Vss	Ground
VDDQ	Power Supply for I/O Pin
Vssq	Ground for I/O Pin
NC	No Connection



## **PIN FUNCTIONS**

Symbol	Туре	Function (In Detail)
A0-A12	Input Pin	Address Inputs: A0-A12 are sampled during the ACTIVE command (row-address A0-A12) and READ/WRITE command (column address A0-A9 (x8), or A0-A8 (x16); with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine if all banks are to be precharged (A10 HIGH) or bank selected by BA0, BA1 (LOW). The address inputs also provide the op-code during a LOAD MODE REGISTER command.
BA0, BA1	Input Pin	Bank Select Address: BA0 and BA1 defines which bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied.
CAS	Input Pin	CAS, in conjunction with the RAS and WE, forms the device command. See the "Command Truth Table" for details on device commands.
CKE	Input Pin	The CKE input determines whether the CLK input is enabled. The next rising edge of the CLK signal will be valid when is CKE HIGH and invalid when LOW. When CKE is LOW, the device will be in either power-down mode, clock suspend mode, or self refresh mode. CKE is an asynchronous input.
CLK	Input Pin	CLK is the master clock input for this device. Except for CKE, all inputs to this device are acquired in synchronization with the rising edge of this pin.
<u>CS</u>	Input Pin	The $\overline{\textbf{CS}}$ input determines whether command input is enabled within the device. Command input is enabled when $\overline{\textbf{CS}}$ is LOW, and disabled with $\overline{\textbf{CS}}$ is HIGH. The device remains in the previous state when $\overline{\textbf{CS}}$ is HIGH.
DQML,	Input Pin	DQML and DQMH control the lower and upper bytes of the I/O buffers. In read
DQMH		mode, DQML and DQMH control the output buffer. When DQML or DQMH is LOW, the corresponding buffer byte is enabled, and when HIGH, disabled. The outputs go to the HIGH impedance state when DQML/DQMH is HIGH. This function corresponds to $\overline{\text{OE}}$ in conventional DRAMs. In write mode, DQML and DQMH control the input buffer. When DQML or DQMH is LOW, the corresponding buffer byte is enabled, and data can be written to the device. When DQML or DQMH is HIGH, input data is masked and cannot be written to the device. For IS42S16160B only.
DQM	Input Pin	For IS42S83200B only.
DQ0-DQ7 or DQ0-DQ15	Input/Output	Data on the Data Bus is latched on DQ pins during Write commands, and buffered for output after Read commands.
RAS	Input Pin	RAS, in conjunction with CAS and WE, forms the device command. See the "Command Truth Table" item for details on device commands.
WE	Input Pin	$\overline{\text{WE}}$ , in conjunction with $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ , forms the device command. See the "Command Truth Table" item for details on device commands.
VDDQ	Power Supply Pin	VDDQ is the output buffer power supply.
VDD	Power Supply Pin	V <sub>DD</sub> is the device internal power supply.
Vssq	Power Supply Pin	Vssa is the output buffer ground.
Vss	Power Supply Pin	Vss is the device internal ground.



### **GENERAL DESCRIPTION**

### **READ**

The READ command selects the bank from BA0, BA1 inputs and starts a burst read access to an active row. Inputs A0-A9 (x8); A0-A8 (x16) provides the starting column location. When A10 is HIGH, this command functions as an AUTO PRECHARGE command. When the auto precharge is selected, the row being accessed will be precharged at the end of the READ burst. The row will remain open for subsequent accesses when AUTO PRECHARGE is not selected. DQ's read data is subject to the logic level on the DQM inputs two clocks earlier. When a given DQM signal was registered HIGH, the corresponding DQ's will be High-Z two clocks later. DQ's will provide valid data when the DQM signal was registered LOW.

### WRITE

A burst write access to an active row is initiated with the WRITE command. BA0, BA1 inputs selects the bank, and the starting column location is provided by inputs A0-A9 (x8); A0-A8 (x16). Whether or not AUTO-PRECHARGE is used is determined by A10.

The row being accessed will be precharged at the end of the WRITE burst, if AUTO PRECHARGE is selected. If AUTO PRECHARGE is not selected, the row will remain open for subsequent accesses.

A memory array is written with corresponding input data on DQ's and DQM input logic level appearing at the same time. Data will be written to memory when DQM signal is LOW. When DQM is HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location.

### **PRECHARGE**

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. BA0, BA1 can be used to select which bank is precharged or they are treated as "Don't Care". A10 determined whether one or all banks are precharged. After executing this command, the next command for the selected bank(s) is executed after passage of the period  $t_{\rm RP}$ , which is the period required for bank precharging. Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.

### **AUTO PRECHARGE**

The AUTO PRECHARGE function ensures that the precharge is initiated at the earliest valid stage within a burst. This function allows for individual-bank precharge without requiring an explicit command. A10 to enable the AUTO

PRECHARGE function in conjunction with a specific READ or WRITE command. For each individual READ or WRITE command, auto precharge is either enabled or disabled. AUTO PRECHARGE does not apply except in full-page burst mode. Upon completion of the READ or WRITE burst, a precharge of the bank/row that is addressed is automatically performed.

### **AUTO REFRESH COMMAND**

This command executes the AUTO REFRESH operation. The row address and bank to be refreshed are automatically generated during this operation. The stipulated period (tRC) is required for a single refresh operation, and no other commands can be executed during this period. This command is executed at least 8192 times for every 64ms. During an AUTO REFRESH command, address bits are "Don't Care". This command corresponds to CBR Auto-refresh.

### **BURST TERMINATE**

The BURST TERMINATE command forcibly terminates the burst read and write operations by truncating either fixed-length or full-page bursts and the most recently registered READ or WRITE command prior to the BURST TERMINATE.

### **COMMAND INHIBIT**

COMMAND INHIBIT prevents new commands from being executed. Operations in progress are not affected, apart from whether the CLK signal is enabled

### **NO OPERATION**

When  $\overline{CS}$  is low, the NOP command prevents unwanted commands from being registered during idle or wait states.

### LOAD MODE REGISTER

During the LOAD MODE REGISTER command the mode register is loaded from A0-A12. This command can only be issued when all banks are idle.

### **ACTIVE COMMAND**

When the ACTIVE COMMAND is activated, BA0, BA1 inputs selects a bank to be accessed, and the address inputs on A0-A12 selects the row. Until a PRECHARGE command is issued to the bank, the row remains open for accesses.



### **COMMAND TRUTH TABLE**

	CKE									A12, A11
Function	n – 1	n	<u>cs</u>	RAS	CAS	WE	BA1	BA0	A10	A9 - A0
Device deselect (DESL)	Н	×	Н	×	×	×	×	×	×	×
No operation (NOP)	Н	×	L	Н	Н	Н	×	×	×	×
Burst stop (BST)	Н	×	L	Н	Н	L	×	×	×	×
Read	Н	×	L	Н	L	Н	V	V	L	V
Read with auto precharge	Н	×	L	Н	L	Н	V	V	Н	V
Write	Н	×	L	Н	L	L	V	V	L	V
Write with auto precharge	Н	×	L	Н	L	L	V	V	Н	V
Bank activate (ACT)	Н	×	L	L	Н	Н	V	V	V	V
Precharge select bank (PRE	) H	×	L	L	Н	L	V	V	L	×
Precharge all banks (PALL)	Н	×	L	L	Н	L	×	×	Н	×
CBR Auto-Refresh (REF)	Н	Н	L	L	L	Н	×	×	×	×
Self-Refresh (SELF)	Н	L	L	L	L	Н	×	×	×	×
Mode register set (MRS)	Н	×	L	L	L	Ĺ	L	L	L	V

Note:  $H=V_{IH}$ ,  $L=V_{IL}$   $x=V_{IH}$  or  $V_{IL}$ ,  $V=V_{alid}$  Data.

### **DQM TRUTH TABLE**

	CKE				
Function	n-1	n	DQMH	DQML	
Data write / output enable	Н	×	L	L	_
Data mask / output disable	Н	×	Н	Н	
Upper byte write enable / output enable	Н	×	L	×	
Lower byte write enable / output enable	Н	×	×	L	
Upper byte write inhibit / output disable	Н	×	Н	×	
Lower byte write inhibit / output disable	Н	×	×	Н	

Note:  $H=V_{IH}$ ,  $L=V_{IL}$   $x=V_{IH}$  or  $V_{IL}$ ,  $V=V_{alid}$  Data.



## **CKE TRUTH TABLE**

	CKE						
Current State/Function	n – 1	n	$\overline{CS}$	RAS	CA	S WE	Address
Activating Clock suspend mode entry	Н	L	×	×	×	×	×
Any Clock suspend mode	L	L	×	×	×	×	×
Clock suspend mode exit	L	Н	×	×	×	×	×
Auto refresh command Idle (REF)	Н	Н	L	L	L	Н	×
Self refresh entry Idle (SELF)	Н	L	L	L	L	Н	×
Power down entry Idle	Н	L	×	×	×	×	×
Self refresh exit	L	Н	L	Н	Н	Н	×
	L	Н	Н	×	×	×	×
Power down exit	L	Н	×	×	×	×	×

Note:  $H=V_{IH}$ ,  $L=V_{IL}$   $x=V_{IH}$  or  $V_{IL}$ ,  $V=V_{alid}$  Data.



### **FUNCTIONAL TRUTH TABLE**

Current State	<u>cs</u>	RAS	CAS	WE	Address	Command	Action
ldle	Н	Χ	Χ	Χ	Х	DESL	Nop or Power Down <sup>(2)</sup>
	L	Н	Н	Н	Х	NOP	Nop or Power Down <sup>(2)</sup>
	L	Н	Н	L	Х	BST	Nop or Power Down
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL (3)
	L	Н	L	L	A, CA, A10	WRIT/WRITA	ILLEGAL <sup>(3)</sup>
	L	L	Н	Н	BA, RA	ACT	Row activating
	L	L	Н	L	BA, A10	PRE/PALL	Nop
	L	L	L	Н	Χ	REF/SELF	Auto refresh or Self-refresh <sup>(4)</sup>
	L	L	L	L	OC, BA1=L	MRS	Mode register set
Row Active	Н	Χ	Χ	Χ	Χ	DESL	Nop
	L	Н	Н	Н	Χ	NOP	Nop
	L	Н	Н	L	Χ	BST	Nop
	L	Н	L	Н	BA, CA, A10	READ/READA	Begin read (5)
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	Begin write (5)
	L	L	Н	Н	BA, RA	ACT	ILLEGAL (3)
	L	L	Н	L	BA, A10	PRE/PALL	Precharge Precharge all banks <sup>(6)</sup>
	L	L	L	Н	Χ	REF/SELF	ILLEGAL
	L	L	L	L	OC, BA	MRS	ILLEGAL
Read	Н	Χ	Χ	Χ	Χ	DESL	Continue burst to end to Row active
	L	Н	Н	Н	Х	NOP	Continue burst to end Row Row active
	L	Н	Н	L	Х	BST	Burst stop, Row active
	L	Н	L	Н	BA, CA, A10	READ/READA	Terminate burst, begin new read <sup>(7)</sup>
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	Terminate burst, begin write (7,8)
	L	L	Н	Н	BA, RA	ACT	ILLEGAL (3)
	L	L	Н	L	BA, A10	PRE/PALL	Terminate burst Precharging
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	OC, BA	MRS	ILLEGAL
Write	Н	Х	Х	Х	Х	DESL	Continue burst to end Write recovering
	L	Н	Н	Н	Х	NOP	Continue burst to end Write recovering
	L	Н	Н	L	Х	BST	Burst stop, Row active
	L	Н	L	Н	BA, CA, A10	READ/READA	Terminate burst, start read : Determine AP (7,8)
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	Terminate burst, new write : Determine AP (7)
	L	L	Н	Н	BA, RA	RA ACT	ILLEGAL (3)
	L	L	Н	L	BA, A10	PRE/PALL	Terminate burst Precharging (9
	L	L	L	Н	Х	REF/SELF	ILLEGAL
	L	L	L	L	OC, BA	MRS	ILLEGAL

Note: H=ViH, L=ViL x= ViH or ViL, V = Valid Data, BA= Bank Address, CA+Column Address, RA=Row Address, OC= Op-Code



## **FUNCTIONAL TRUTH TABLE Continued:**

Current State	CS	RAS	CAS	WE	Address	Command	Action
Read with auto Precharging	Н	×	×	×	×	DESL	Continue burst to end, Precharge
	L	Н	Н	Н	х	NOP	Continue burst to end, Precharge
	L	Н	Н	L	×	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL (11)
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL (11)
	L	L	Н	Н	BA, RA	ACT	ILLEGAL (3)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (11)
	L	L	L	Н	×	REF/SELF	ILLEGAL
	L	L	L	L	OC, BA	MRS	ILLEGAL
Write with Auto Precharge	Н	×	×	×	×	DESL	Continue burst to end, Write recovering with auto precharge
	L	Н	Н	Н	×	NOP	Continue burst to end, Write recovering with auto precharge
	L	Н	Н	L	×	BST	ILLEGAL
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL <sup>(11)</sup>
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL (11)
	L	L	Н	Н	BA, RA	ACT	ILLEGAL (3,11)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (3,11)
	L	L	L	Н	×	REF/SELF	ILLEGAL
	L	L	L	L	OC, BA	MRS	ILLEGAL
Precharging	Н	×	×	×	×	DESL	Nop, Enter idle after tRP
	L	Н	Н	Н	×	NOP	Nop, Enter idle after tRP
	L	Н	Н	L	×	BST	Nop, Enter idle after tRP
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL (3)
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL (3)
	L	L	Н	Н	BA, RA	ACT	ILLEGAL <sup>(3)</sup>
	L	L	Н	L	BA, A10	PRE/PALL	Nop Enter idle after tRP
	L	L	L	Н	×	REF/SELF	ILLEGAL
	L	L	L	L	OC, BA	MRS	ILLEGAL
Row Activating	Н	×	×	×	×	DESL	Nop, Enter bank active after tRCD
	L	Н	Н	Н	×	NOP	Nop, Enter bank active after tRCD
	L	Н	Н	L	×	BST	Nop, Enter bank active after tRCD
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL (3)
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL (3)
	L	L	Н	Н	BA, RA	ACT	ILLEGAL (3,9)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (3)
	L	L L	H L	L H	BA, A10 ×	PRE/PALL REF/SELF	ILLEGAL (3) ILLEGAL

Note: H=VIH, L=VIL x= VIH or VIL, V = Valid Data, BA= Bank Address, CA+Column Address, RA=Row Address, OC= Op-Code



### **FUNCTIONAL TRUTH TABLE Continued:**

Current State	<u>cs</u>	RAS	CAS	WE	Address	Command	Action
Write Recovering	Н	×	×	×	×	DESL	Nop, Enter row active after tDPL
	L	Н	Н	Н	×	NOP	Nop, Enter row active after tDPL
	L	Н	Н	L	×	BST	Nop, Enter row active after tDPL
	L	Н	L	Н	BA, CA, A10	READ/READA	Begin read (8)
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	Begin new write
	L	L	Н	Н	BA, RA	ACT	ILLEGAL (3)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (3)
	L	L	L	Н	×	REF/SELF	ILLEGAL
	L	L	L	L	OC, BA	MRS	ILLEGAL
Write Recovering	Н	×	×	×	×	DESL	Nop, Enter precharge after tDPL
with Auto	L	Н	Н	Н	×	NOP	Nop, Enter precharge after tDPL
Precharge	L	Н	Н	L	×	BST	Nop, Enter row active after tDPL
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL(3,8,11)
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL (3,11)
	L	L	Н	Н	BA, RA	ACT	ILLEGAL (3,11)
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL (3,11)
	L	L	L	Н	×	REF/SELF	ILLEGAL
	L	L	L	L	OC, BA	MRS	ILLEGAL
Refresh	Н	×	×	×	×	DESL	Nop, Enter idle after tRC
	L	Н	Н	×	×	NOP/BST	Nop, Enter idle after tRC
	L	Н	L	Н	BA, CA, A10	READ/READA	ILLEGAL
	L	Н	L	L	BA, CA, A10	WRIT/WRITA	ILLEGAL
	L	L	Н	Н	BA, RA	ACT	ILLEGAL
	L	L	Н	L	BA, A10	PRE/PALL	ILLEGAL
	L	L	L	Н	×	REF/SELF	ILLEGAL
	L	L	L	L	OC, BA	MRS	ILLEGAL
Mode Register	Н	×	×	×	×	DESL	Nop, Enter idle after 2 clocks
Accessing	L	Н	Н	Н	×	NOP	Nop, Enter idle after 2 clocks
	L	Н	Н	L	×	BST	ILLEGAL
	L	Н	L	×	BA, CA, A10	READ/WRITE	ILLEGAL
	L	L	×	×	BA, RA	ACT/PRE/PALL REF/MRS	ILLEGAL

Note: H=VIH, L=VIL x= VIH or VIL, V = Valid Data, BA= Bank Address, CA+Column Address, RA=Row Address, OC= Op-Code

### Notes:

- 1. All entries assume that CKE is active (CKEn-1=CKEn=H).
- 2. If both banks are idle, and CKE is inactive (Low), the device will enter Power Down mode. All input buffers except CKE will be disabled.
- 3. Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.
- 4. If both banks are idle, and CKE is inactive (Low), the device will enter Self-Refresh mode. All input buffers except CKE will be disabled.
- 5. Illegal if tRCD is not satisfied.
- 6. Illegal if tRAS is not satisfied.
- 7. Must satisfy burst interrupt condition.
- 8. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- 9. Must mask preceding data which don't satisfy tDPL.
- 10. Illegal if tRRD is not satisfied.
- 11. Illegal for single bank, but legal for other banks.




### CKE RELATED COMMAND TRUTH TABLE(1)

		CKI	E					
Current State	Operation	n-1	n	<del>CS</del>	RAS	CAS	WE	Address
Self-Refresh (S.R.)	INVALID, CLK (n-1) would exit S.R.	Н	Х	Χ	Х	Х	Х	Х
	Self-Refresh Recovery(2)	L	Н	Н	Χ	Χ	Χ	Χ
	Self-Refresh Recovery(2)	L	Н	L	Н	Н	X	Χ
	Illegal	L	Н	L	Н	L	X	Χ
	Illegal	L	Н	L	L	Χ	X	Χ
	Maintain S.R.	L	L	Χ	Χ	Χ	Χ	Χ
Self-Refresh Recovery	Idle After tac	Н	Н	Н	Х	Х	Χ	Х
	Idle After tac	Н	Н	L	Н	Н	X	Χ
	Illegal	Н	Н	L	Н	L	X	Χ
	Illegal	Н	Н	L	L	Χ	X	Χ
	Begin clock suspend next cycle <sup>(5)</sup>	Н	L	Н	Χ	Χ	Χ	Χ
	Begin clock suspend next cycle <sup>(5)</sup>	Н	L	L	Н	Н	Χ	Χ
	Illegal	Н	L	L	Н	L	Χ	Χ
	Illegal		L	L	L	Χ	Χ	Χ
	Exit clock suspend next cycle(2)	L	Н	Χ	Χ	Χ	Χ	Χ
	Maintain clock suspend	L	L	Χ	Χ	Χ	Χ	Χ
Power-Down(P.D.)	INVALID, CLK (n-1) would exit P.D.	Н	Х	Х	Х	Х	Х	_
	EXIT P.D> Idle(2)	L	Н	Χ	Χ	Χ	Χ	Χ
	Maintain powerdown mode	L	L	Χ	Χ	Χ	Χ	Χ
All Banks Idle	Refer to operations in Operative Command Table	Н	Н	Н	Х	Х	Х	_
	Refer to operations in Operative Command Table	Н	Н	L	Н	Χ	X	_
	Refer to operations in Operative Command Table	Н	Н	L	L	Н	X	_
	Auto-Refresh	Н	Н	L	L	L	Н	Χ
	Refer to operations in Operative Command Table	Н	Н	L	L	L	L	Op-Code
	Refer to operations in Operative Command Table	Н	L	Н	Χ	Χ	X	_
	Refer to operations in Operative Command Table	Н	L	L	Н	Χ	Χ	_
	Refer to operations in Operative Command Table	Н	L	L	L	Н	Χ	_
	Self-Refresh <sup>(3)</sup>	Н	L	L	L	L	Н	Χ
	Refer to operations in Operative Command Table	Н	L	L	L	L	L	Op-Code
	Power-Down <sup>(3)</sup>	L	Χ	Χ	Χ	Χ	Χ	X
Anystate	Refer to operations in Operative Command Table	Н	Н	Х	Х	Х	Χ	Х
otherthan	Begin clock suspend next cycle <sup>(4)</sup>	Н	L	Χ	Χ	Χ	Χ	Χ
listed above	Exit clock suspend next cycle	L	Н	Χ	Χ	Χ	Χ	Χ
	Maintain clock suspend	L	L	Χ	Χ	Χ	Χ	Χ

- H : High level, L : low level, X : High or low level (Don't care).
   CKE Low to High transition will re-enable CLK and other inputs asynchronously. A minimum setup time must be satisfied before any command other than EXIT.
- 3. Power down and Self refresh can be entered only from the both banks idle state.
- 4. Must be legal command as defined in Operative Command Table.
- 5. Illegal if txsR is not satisfied.



### **STATE DIAGRAM**





### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameters	Rating	Unit	
<b>V</b> DD MAX	Maximum Supply Voltage	-0.5 to +4.6	V	
VDDQMAX	Maximum Supply Voltage for Output Buffe	er -0.5 to +4.6	V	
VIN	Input Voltage	-0.5 to V <sub>DD</sub> + 0.5	V	
Vouт	Output Voltage	-1.0 to VDDQ + 0.5	V	
Ро мах	Allowable Power Dissipation	1	W	
Ics	Output Shorted Current	50	mA	
Topr	Operating Temperature Co	m. 0 to +70	°C	
	Ind	40 to +85		
Тѕтс	Storage Temperature	-65 to +150	°C	

### Notes:

### DC RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit	
VDD	Supply Voltage	3.0	3.3	3.6	V	
VDDQ	I/O Supply Voltage	3.0	3.3	3.6	V	
VIH <sup>(1)</sup>	Input High Voltage	2.0	_	VDDQ + 0.3	V	
VIL <sup>(2)</sup>	Input Low Voltage	-0.3	_	+0.8	V	

### Note:

- 1. VIH (overshoot): VIH (max) = VDDQ + 2V (PULSE WIDTH  $\leq 3ns$ ).
- 2. VIL (undershoot): VIH (min) = -2V (PULSE WIDTH  $\leq 3ns$ ).
- 3. All voltages are referenced to Vss.

### CAPACITANCE CHARACTERISTICS (At TA = 0 to +25°C, VDD = VDDQ = 3.3 ± 0.3V)

Symbol	Parameter	Min.	Max.	Unit	
CIN1	Input Capacitance: CLK	2.5	3.5	pF	
CIN2	Input Capacitance: All other input pins	2.5	3.8	pF	
CI/O	Data Input/Output Capacitance: DQS	4.0	6.0	pF	

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>2.</sup> All voltages are referenced to Vss.



## DC ELECTRICAL CHARACTERISTICS 1 (Recommended Operation Conditions unless otherwise noted.)

Symbol	Parameter	Test Condition		-6	-7	Unit
DD1 (1)	Operating Current	One bank active, CL=3, BL=1,	x8	120	100	mA
		tclk=tclk(min), trc=trc(min)	x16	140	120	mA
IDD2P	Precharge Standby Current (In Power-Down Mode)	CKE≤VIL (MAX), tck=15ns	x8/x16	2	2	mA
IDD2PS	Precharge Standby Current (In Power-Down Mode)	CKE≤VIL (MAX), CLK≤VIL (MAX)	x8/x16	1	1	mA
DD2N(2)	Precharge Standby Current	CS ≥Vcc-0.2V, CKE ≥ ViH (MIN)	x8/x16	25	25	mA
	(In Non Power-Down Mode)	tck=15ns				
IDD2NS	Precharge Standby Current	CS ≥Vcc-0.2V, CKE ≥ ViH (MIN) or	x8/x16	15	15	mA
	(In Non Power-Down Mode)	CKE≤VIL (MAX), All inputs stable				
DD3N (2)	Active Standby Current	CS ≥Vcc-0.2V, CKE ≥ ViH (MIN)	x8/x16	30	30	mA
	(In Non Power-Down Mode)	tck=15ns				
IDD3NS	Active Standby Current	CS ≥Vcc-0.2V, CKE ≥ ViH (MIN) or	x8/x16	20	20	mA
	(In Non Power-Down Mode)	CKE≤VIL (MAX), All inputs stable				
DD4	Operating Current	All banks active, $BL=4$ , $CL=3$ ,	x8	170	120	mA
		tck=tck(min)	x16	180	130	mA
IDD5	Auto-Refresh Current	trc=trc(min), tclk=tclk(min)	x8/x16	180	160	mA
IDD6	Self-Refresh Current	CKE≤0.2V	x8/x16	1.5	1.5	mA

### Notes:

- 1. IDD (MAX) is specified at the output open condition.
- 2. Input signals are changed one time during 30ns.

### DC ELECTRICAL CHARACTERISTICS 2 (Recommended Operation Conditions unless otherwise noted.)

Symbol	Parameter	<b>Test Condition</b>	Min	Max	Unit
l <sub>L</sub>	Input Leakage Current	$0V \le Vin \le Vcc$ , with pins other than	-10	10	μА
		the tested pin at 0V			
la_	Output Leakage Current	Output is disabled, $0V \le Vout \le Vcc$ ,	-5	5	μΑ
Vан	Output High Voltage Level	Iон = -2mA	2.4	_	V
VaL	Output Low Voltage Level	IoL = 2mA	_	0.4	V

## IS42S83200B, IS42S16160B



## **AC ELECTRICAL CHARACTERISTICS** (1,2,3)

			-6	;	-7		
Symbol	Parameter		Min.	Max.	Min.	Max.	Units
tскз	Clock Cycle Time	CAS Latency = 3	6	_	7	_	ns
tck2		CAS Latency = 2	8	_	10	_	ns
tac3	Access Time From CLK	CAS Latency = 3	_	5.4	_	5.4	ns
tAC2		CAS Latency = 2		6.5		6.5	ns
tchi	CLK HIGH Level Width		2.5		2.5		ns
tcL	CLK LOW Level Width		2.5	_	2.5	_	ns
ton3	Output Data Hold Time	CAS Latency = 3	2.7	_	2.7	_	ns
toH2		CAS Latency = 2	2.7		2.7		ns
tız	Output LOW Impedance Tin		0		0	_	ns
tHZ	Output HIGH Impedance Ti	ne	2.7	5.4	2.7	5.4	ns
tos	Input Data Setup Time(2)		2.0	_	2.0	_	ns
tон	Input Data Hold Time(2)		1.0	_	1.0	_	ns
tas	Address Setup Time(2)		2.0	_	2.0	_	ns
tah	Address Hold Time(2)		1.0	_	1.0	_	ns
tcks	CKE Setup Time(2)		2.0	_	2.0	_	ns
tскн	CKE Hold Time(2)		1.0	_	1.0	_	ns
tcs	Command Setup Time (CS,	RAS, CAS, WE, DQM)(2)	2.0	_	2.0	_	ns
tсн	Command Hold Time (CS, F	AS, CAS, WE, DQM)(2)	1.0	_	1.0	_	ns
trc	Command Period (REF to R	EF / ACT to ACT)	60	_	67.5	_	ns
tras	Command Period (ACT to P	RE)	42	120K	45	120K	ns
trp	Command Period (PRE to A	CT)	18	_	20	_	ns
trcd	Active Command To Read /	Write Command Delay Time	18	_	20	_	ns
trrd	Command Period (ACT [0] t	o ACT[1])	12	_	14	_	ns
topl	Input Data To Precharge Command Delay time		12	_	14	_	ns
†DAL	Input Data To Active / Refre Command Delay time (Durin		27	_	35	_	ns
tmrd	Mode Register Program Tim	ie	12	_	15	_	ns
tdde	Power Down Exit Setup Tim	е	6	_	7.5	_	ns
txsr	Self-Refresh Exit Time		66	_	70	_	ns
tr	Transition Time		0.5	5	0.5	5	ns
tref	Refresh Cycle Time (8192)		_	64	_	64	ms

### Notes

- 1. The power-on sequence must be executed before starting memory operation.
- 2. Measured with  $t_T = 1$  ns. If clock rising time is longer than 1ns,  $(t_R/2 0.5)$  ns should be added to the parameter.
- 3. The reference level is 1.4V when measuring input signal timing. Rise and fall times are measured between  $V_{IH}(min.)$  and  $V_{IL}(max)$ .




## **OPERATING FREQUENCY / LATENCY RELATIONSHIPS**

SYMBOL	PARAMETER					UNITS
_	Clock Cycle Time		6	7	10	ns
_	Operating Frequency (CAS Latency = 3)		166	143	100	MHz
tcac	CAS Latency		3	3	2	cycle
trcd	Active Command To Read/Write Command Dela	ay Time	3	3	2	cycle
trac	RAS Latency (tRCD + tCAC)	CAS Latency = 3 CAS Latency = 2	6	6	5 4	cycle
trc	Command Period (REF to REF / ACT to ACT)		10	10	7	cycle
tras	Command Period (ACT to PRE)		7	7	5	cycle
trp	Command Period (PRE to ACT)		3	3	2	cycle
<b>T</b> RRD	Command Period (ACT[0] to ACT [1])		2	2	2	cycle
tccd	Column Command Delay Time (READ, READA, WRIT, WRITA)		1	1	1	cycle
tdpl.	Input Data To Precharge Command Delay Time	1	2	2	2	cycle
<b>T</b> DAL	Input Data To Active/Refresh Command Delay (During Auto-Precharge)	Time	5	5	4	cycle
trbd	Burst Stop Command To Output in HIGH-Z Delay Time (Read)	CAS Latency = 3 CAS Latency = 2	3 _	3	3 2	cycle
twbD	Burst Stop Command To Input in Invalid Delay 7 (Write)	Time	0	0	0	cycle
TRQL	Precharge Command To Output in HIGH-Z Delay Time (Read)	CAS Latency = 3 CAS Latency = 2	3	3	3 2	cycle
WDL	Precharge Command To Input in Invalid Delay 7 (Write)	lime	0	0	0	cycle
PQL	LastOutputToAuto-PrechargeStartTime(Read)	CAS Latency = 3 CAS Latency = 2	-2 —	-2 -	-2 -1	cycle
QMD	DQM To Output Delay Time (Read)		2	2	2	cycle
DMD	DQM To Input Delay Time (Write)		0	0	0	cycle
t MRD	Mode Register Set To Command Delay Time		2	2	2	cycle




### **AC TEST CONDITIONS**

## **Input Load**



## **Output Load**



## **AC TEST CONDITIONS**

Parameter	Rating
AC Input Levels	0V to 3.0V
Input Rise and Fall Times	1 ns
Input Timing Reference Level	1.4V
Output Timing Measurement Reference Level	1.4V



### **FUNCTIONAL DESCRIPTION**

The 256Mb SDRAMs are quad-bank DRAMs which operate at 3.3V and include a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 67,108,864-bit banks is organized as 8,192 rows by 512 columns by 16 bits or 8,192 rows by 1,024 columns by 8 bits.

Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0 and BA1 select the bank, A0-A12 select therow). The address bits A0-A9 (x8); A0-A8 (x16) registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

Prior to normal operation, the SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

### Initialization

SDRAMs must be powered up and initialized in a predefined manner.

The 256Mb SDRAM is initialized after the power is applied to VDD and VDDQ (simultaneously) and the clock is stable with DQM High and CKE High.


A 200µs delay is required prior to issuing any command other than a COMMAND INHIBIT or a NOP. The COMMAND INHIBIT or NOP may be applied during the 200us period and should continue at least through the end of the period.

With at least one COMMAND INHIBIT or NOP command having been applied, a PRECHARGE command should be applied once the 200µs delay has been satisfied. All banks must be precharged. This will leave all banks in an idle state after which at least eight AUTO REFRESH cycles must be performed. After the AUTO REFRESH cycles are complete, the SDRAM is then ready for mode register programming.

The mode register should be loaded prior to applying any operational command because it will power up in an unknown state.



### INITIALIZE AND LOAD MODE REGISTER(1)




### Notes:

07/28/08

- 1. If  $\overline{\text{CS}}$  is High at clock High time, all commands applied are NOP.
- 2. The Mode register may be loaded prior to the Auto-Refresh cycles if desired.
- JEDEC and PC100 specify three clocks.
   Outputs are guaranteed High-Z after the command is issued.



### **AUTO-REFRESH CYCLE**




Notes:

1. **CAS** latency = 2, 3



### SELF-REFRESH CYCLE





### REGISTER DEFINITION

### **Mode Register**


The mode register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, an operating mode and a write burst mode, as shown in MODE REGISTER DEFINITION.

The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power.

Mode register bits M0-M2 specify the burst length, M3 specifies the type of burst (sequential or interleaved), M4-M6 specify the CAS latency, M7 and M8 specify the operating mode, M9 specifies the WRITE burst mode, and M10, M11, and M12 are reserved for future use.

The mode register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

### MODE REGISTER DEFINITION





### **BURST LENGTH**

Read and write accesses to the SDRAM are burst oriented, with the burst length being programmable, as shown in MODE REGISTER DEFINITION. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 1, 2, 4 or 8 locations are available for both the sequential and the interleaved burst types, and a full-page burst is available for the sequential type. The full-page burst is used in conjunction with the BURST TERMINATE command to generate arbitrary burst lengths.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, mean-

ing that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1-A8 (x16) or A1-A9 (x8) when the burst length is set to two; by A2-A8 (x16) or A2-A9 (x8) when the burst length is set to four; and by A3-A8 (x16) or A3-A9 (x8) when the burst length is set to eight. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. Full-page bursts wrap within the page if the boundary is reached.

### **Burst Type**

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in BURST DEFINITION table.

### **BURST DEFINITION**

Burst Length	3		ımn	Order of Accesses Within a Burst	
				Type=Sequential	Type=Interleaved
			A 0		
2			0	0-1	0-1
			1	1-0	1-0
		A 1	A 0		
		0	0	0-1-2-3	0-1-2-3
4		0	1	1-2-3-0	1-0-3-2
		1	0	2-3-0-1	2-3-0-1
		1	1	3-0-1-2	3-2-1-0
	A 2	A 1	A 0		
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
8	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0
Full Page (y)	n=A0-A8 (x n=A0-A9 (x (location 0-	(8)		Cn, Cn+1, Cn+2 Cn+3, Cn+4 Cn-1, Cn	Not Supported