

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







# IS42S83200D, IS42S16160D IS45S83200D, IS45S16160D



## 32Meg x 8, 16Meg x16 256-MBIT SYNCHRONOUS DRAM

**DECEMBER 2011** 

#### **FEATURES**

- Clock frequency: 166, 143 MHz
- Fully synchronous; all signals referenced to a positive clock edge
- Internal bank for hiding row access/precharge
- Single Power supply: 3.3V + 0.3V
- · LVTTL interface
- Programmable burst length
   (1, 2, 4, 8, full page)
- Programmable burst sequence: Sequential/Interleave
- Auto Refresh (CBR)
- Self Refresh
- 8K refresh cycles every 16 ms (A2 grade) or 64 ms (commercial, industrial, A1 grade)
- Random column address every clock cycle
- Programmable CAS latency (2, 3 clocks)
- Burst read/write and burst read/single write operations capability
- Burst termination by burst stop and precharge command

#### **OPTIONS**

- Package: 54-pin TSOP-II 54-ball BGA
- Operating Temperature Range: Commercial (0°C to +70°C) Industrial (-40°C to +85°C) Automotive Grade A1 (-40°C to +85°C) Automotive Grade A2 (-40°C to +105°C)

#### **OVERVIEW**

*ISSI*'s 256Mb Synchronous DRAM achieves high-speed data transfer using pipeline architecture. All inputs and outputs signals refer to the rising edge of the clock input. The 256Mb SDRAM is organized as follows.

| IS42S83200D      | IS42S16160D    |
|------------------|----------------|
| 8M x 8 x 4 Banks | 4M x16x4 Banks |
| 54-pin TSOPII    | 54-pin TSOPII  |
| 54-ball BGA      | 54-ball BGA    |

#### **KEY TIMING PARAMETERS**

| Parameter              | -6  | -7  | -75E | Unit |
|------------------------|-----|-----|------|------|
| Clk Cycle Time         |     |     |      |      |
| CAS Latency = 3        | 6   | 7   | _    | ns   |
| CAS Latency = 2        | 10  | 10  | 7.5  | ns   |
| Clk Frequency          |     |     |      |      |
| CAS Latency = 3        | 166 | 143 | _    | Mhz  |
| CAS Latency = 2        | 100 | 100 | 133  | Mhz  |
| Access Time from Clock |     |     |      |      |
| CAS Latency = 3        | 5.4 | 5.4 | _    | ns   |
| CAS Latency = 2        | 6.5 | 6.5 | 5.5  | ns   |

#### ADDRESS TABLE

| Parameter           | 32M x 8    | 16M x 16    |
|---------------------|------------|-------------|
| Configuration       | 8M x 8 x 4 | 4M x 16 x 4 |
|                     | banks      | banks       |
| Refresh Count       |            | _           |
| Com./Ind.           | 8K/64ms    | 8K/64ms     |
| A1                  | 8K/64ms    | 8K/64ms     |
| A2                  | 8K/16ms    | 8K/16ms     |
| Row Addresses       | A0-A12     | A0-A12      |
| Column Addresses    | A0-A9      | A0-A8       |
| Bank Address Pins   | BA0, BA1   | BA0, BA1    |
| Auto Precharge Pins | A10/AP     | A10/AP      |

Copyright © 2010 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



#### **DEVICE OVERVIEW**

The 256Mb SDRAM is a high speed CMOS, dynamic random-access memory designed to operate in 3.3V VDD and 3.3V VDDQ memory systems containing 268,435,456 bits. Internally configured as a quad-bank DRAM with a synchronous interface. Each 67,108,864-bit bank is organized as 8,192 rows by 512 columns by 16 bits or 8,192 rows by 1,024 columns by 8 bits.

The 256Mb SDRAM includes an AUTO REFRESH MODE, and a power-saving, power-down mode. All signals are registered on the positive edge of the clock signal, CLK. All inputs and outputs are LVTTL compatible.


The 256Mb SDRAM has the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks to hide precharge time and the capability to randomly change column addresses on each clock cycle during burst access.

A self-timed row precharge initiated at the end of the burst sequence is available with the AUTO PRECHARGE function enabled. Precharge one bank while accessing one of the other three banks will hide the precharge cycles and provide seamless, high-speed, random-access operation.

SDRAM read and write accesses are burst oriented starting at a selected location and continuing for a programmed number of locations in a programmed sequence. The registration of an ACTIVE command begins accesses, followed by a READ or WRITE command. The ACTIVE command in conjunction with address bits registered are used to select the bank and row to be accessed (BAO, BA1 select the bank; A0-A12 select the row). The READ or WRITE commands in conjunction with address bits registered are used to select the starting column location for the burst access.


Programmable READ or WRITE burst lengths consist of 1, 2, 4 and 8 locations or full page, with a burst terminate option.

## FUNCTIONAL BLOCK DIAGRAM (FOR 4Mx16x4 BANKS SHOWN)





## PIN CONFIGURATIONS 54 pin TSOP - Type II for x8




| A0-A12     | Row Address Input             |
|------------|-------------------------------|
| A0-A9      | Column Address Input          |
| BA0, BA1   | Bank Select Address           |
| DQ0 to DQ7 | Data I/O                      |
| CLK        | System Clock Input            |
| CKE        | Clock Enable                  |
| CS         | Chip Select                   |
| RAS        | Row Address Strobe Command    |
| CAS        | Column Address Strobe Command |

| WE   | Write Enable             |
|------|--------------------------|
| DQM  | Data Input/Output Mask   |
| VDD  | Power                    |
| Vss  | Ground                   |
| VDDQ | Power Supply for I/O Pin |
| Vssq | Ground for I/O Pin       |
| NC   | No Connection            |



## PIN CONFIGURATIONS 54 pin TSOP - Type II for x16



| A0-A12      | Row Address Input             |
|-------------|-------------------------------|
| A0-A8       | Column Address Input          |
| BA0, BA1    | Bank Select Address           |
| DQ0 to DQ15 | Data I/O                      |
| CLK         | System Clock Input            |
| CKE         | Clock Enable                  |
| CS          | Chip Select                   |
| RAS         | Row Address Strobe Command    |
| CAS         | Column Address Strobe Command |

| $\overline{WE}$ | Write Enable                      |
|-----------------|-----------------------------------|
| DQML            | x16 Lower Byte, Input/Output Mask |
| DQMH            | x16 Upper Byte, Input/Output Mask |
| VDD             | Power                             |
| Vss             | Ground                            |
| VDDQ            | Power Supply for I/O Pin          |
| Vssq            | Ground for I/O Pin                |
| NC              | No Connection                     |

## IS42S83200D, IS42S16160D IS45S83200D, IS45S16160D



## **PIN CONFIGURATION**

54-ball fBGA for x16 (Top View) (8.00 mm x 13.00 mm Body, 0.8 mm Ball Pitch) package code: B

| VSS DQ15 VSSQ VDDQ DQ0 VI |
|---------------------------|
| DQ13 VDDQ                 |

| A0-A12      | Row Address Input             |
|-------------|-------------------------------|
| A0-A8       | Column Address Input          |
| BA0, BA1    | Bank Select Address           |
| DQ0 to DQ15 | Data I/O                      |
| CLK         | System Clock Input            |
| CKE         | Clock Enable                  |
| CS          | Chip Select                   |
| RAS         | Row Address Strobe Command    |
| CAS         | Column Address Strobe Command |

| Write Enable                     |
|----------------------------------|
| x16 Lower Byte Input/Output Mask |
| x16 Upper Byte Input/Output Mask |
| Power                            |
| Ground                           |
| Power Supply for I/O Pin         |
| Ground for I/O Pin               |
| No Connection                    |
|                                  |



#### **PIN CONFIGURATION**

**54-ball fBGA for x8** (Top View) (8.00 mm x 13.00 mm Body, 0.8 mm Ball Pitch) package code: B

|  | package code. B |
|--|-----------------|
| ABCDEFGHJ  |                 |
| VSS SC SC SC SC SC SC SS SS SS SS SS SS S                | 1               |
|  | 2               |
| VSS<br>CKE<br>A9   | 3               |
| 2  | 4               |
|  | 5               |
|  | 6               |
| VDDC<br>VSSC<br>VDDC<br>VSSC<br>VDDC<br>CAS<br>BA0<br>A3 | 7               |
|  | 8               |
|  | 9               |
|  |                 |
|  |                 |
|  |                 |
|  |                 |

| A0-A12     | Row Address Input             |
|------------|-------------------------------|
| A0-A9      | Column Address Input          |
| BA0, BA1   | Bank Select Address           |
| DQ0 to DQ7 | Data I/O                      |
| CLK        | System Clock Input            |
| CKE        | Clock Enable                  |
| CS         | Chip Select                   |
| RAS        | Row Address Strobe Command    |
| CAS        | Column Address Strobe Command |

| WE              | Write Enable             |
|-----------------|--------------------------|
| DQM             | Byte Input/Output Mask   |
| V <sub>DD</sub> | Power                    |
| Vss             | Ground                   |
| VDDQ            | Power Supply for I/O Pin |
| Vssq            | Ground for I/O Pin       |
| NC              | No Connection            |
|                 | ·                        |

## IS42S83200D, IS42S16160D IS45S83200D, IS45S16160D



## **PIN FUNCTIONS**

| Symbol                 | Туре             | Function (In Detail)   |
|------------------------|------------------|--|
| A0-A12                 | Input Pin        | Address Inputs: A0-A12 are sampled during the ACTIVE command (row-address A0-A12) and READ/WRITE command (column address A0-A9 (x8), or A0-A8 (x16); with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine if all banks are to be precharged (A10 HIGH) or bank selected by BA0, BA1 (LOW). The address inputs also provide the op-code during a LOAD MODE REGISTER command.   |
| BA0, BA1               | Input Pin        | Bank Select Address: BA0 and BA1 defines which bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied.   |
| CAS                    | Input Pin        | $\overline{\text{CAS}}$ , in conjunction with the $\overline{\text{RAS}}$ and $\overline{\text{WE}}$ , forms the device command. See the "Command Truth Table" for details on device commands.   |
| CKE                    | Input Pin        | The CKE input determines whether the CLK input is enabled. The next rising edge of the CLK signal will be valid when is CKE HIGH and invalid when LOW. When CKE is LOW, the device will be in either power-down mode, clock suspend mode, or self refresh mode. CKE is an asynchronous input.  |
| CLK                    | Input Pin        | CLK is the master clock input for this device. Except for CKE, all inputs to this device are acquired in synchronization with the rising edge of this pin.   |
| CS                     | Input Pin        | The $\overline{\text{CS}}$ input determines whether command input is enabled within the device. Command input is enabled when $\overline{\text{CS}}$ is LOW, and disabled with $\overline{\text{CS}}$ is HIGH. The device remains in the previous state when $\overline{\text{CS}}$ is HIGH.   |
| DQML,                  | Input Pin        | DQML and DQMH control the lower and upper bytes of the I/O buffers. In read  |
| DQMH                   |                  | mode,DQML and DQMH control the output buffer. WhenDQML orDQMH is LOW, the corresponding buffer byte is enabled, and when HIGH, disabled. The outputs go to the HIGH impedance state whenDQML/DQMH is HIGH. This function corresponds to $\overline{OE}$ in conventional DRAMs. In write mode,DQML and DQMH control the input buffer When DQML or DQMH is LOW, the corresponding buffer byte is enabled, and data can be written to the device. WhenDQML or DQMH is HIGH, input data is masked and cannot be written to the device. For IS42S16160D only. |
| DQM                    | Input Pin        | For IS42S83200D only.  |
| DQ0-DQ7 or<br>DQ0-DQ15 | Input/Output     | Data on the Data Bus is latched on DQ pins during Write commands, and buffered for output after Read commands.   |
| RAS                    | Input Pin        | $\overline{\text{RAS}}$ , in conjunction with $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ , forms the device command. See the "Command Truth Table" item for details on device commands.  |
| WE                     | Input Pin        | $\overline{\text{WE}}$ , in conjunction with $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ , forms the device command. See the "Command Truth Table" item for details on device commands.  |
| VDDQ                   | Power Supply Pin | VDDQ is the output buffer power supply.  |
| VDD                    | Power Supply Pin | VDD is the device internal power supply.   |
| Vssq                   | Power Supply Pin | Vssa is the output buffer ground.  |
| Vss                    | Power Supply Pin | Vss is the device internal ground.   |



#### GENERAL DESCRIPTION

#### **READ**

The READ command selects the bank from BA0, BA1 inputs and starts a burst read access to an active row. Inputs A0-A9 (x8); A0-A8 (x16) provides the starting column location. When A10 is HIGH, this command functions as an AUTO PRECHARGE command. When the auto precharge is selected, the row being accessed will be precharged at the end of the READ burst. The row will remain open for subsequent accesses when AUTO PRECHARGE is not selected. DQ's read data is subject to the logic level on the DQM inputs two clocks earlier. When a given DQM signal was registered HIGH, the corresponding DQ's will be High-Z two clocks later. DQ's will provide valid data when the DQM signal was registered LOW.

#### WRITE

A burst write access to an active row is initiated with the WRITE command. BA0, BA1 inputs selects the bank, and the starting column location is provided by inputs A0-A9 (x8); A0-A8 (x16). Whether or not AUTO-PRECHARGE is used is determined by A10.

The row being accessed will be precharged at the end of the WRITE burst, if AUTO PRECHARGE is selected. If AUTO PRECHARGE is not selected, the row will remain open for subsequent accesses.

A memory array is written with corresponding input data on DQ's and DQM input logic level appearing at the same time. Data will be written to memory when DQM signal is LOW. When DQM is HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location.

#### **PRECHARGE**

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. BA0, BA1 can be used to select which bank is precharged or they are treated as "Don't Care". A10 determined whether one or all banks are precharged. After executing this command, the next command for the selected bank(s) is executed after passage of the period t<sub>RP</sub>, which is the period required for bank precharging. Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank.

#### **AUTO PRECHARGE**

The AUTO PRECHARGE function ensures that the precharge is initiated at the earliest valid stage within a burst. This function allows for individual-bank precharge without requiring an explicit command. A10 to enable the AUTO PRECHARGE function in conjunction with a specific READ or WRITE command. For each individual READ or WRITE command, auto precharge is either enabled or disabled. AUTO PRECHARGE does not apply except in full-page burst mode. Upon completion of the READ or WRITE burst, a precharge of the bank/row that is addressed is automatically performed.

#### **AUTO REFRESH COMMAND**

This command executes the AUTO REFRESH operation. The row address and bank to be refreshed are automatically generated during this operation. The stipulated period (tRc) is required for a single refresh operation, and no other commands can be executed during this period. This command is executed at least 8192 times for every TREF. During an AUTO REFRESH command, address bits are "Don't Care". This command corresponds to CBR Auto-refresh.

#### **BURST TERMINATE**

The BURST TERMINATE command forcibly terminates the burst read and write operations by truncating either fixed-length or full-page bursts and the most recently registered READ or WRITE command prior to the BURST TERMINATE.

#### **COMMAND INHIBIT**

COMMAND INHIBIT prevents new commands from being executed. Operations in progress are not affected, apart from whether the CLK signal is enabled

#### **NO OPERATION**

When  $\overline{\text{CS}}$  is low, the NOP command prevents unwanted commands from being registered during idle or wait states.

#### **LOAD MODE REGISTER**

During the LOAD MODE REGISTER command the mode register is loaded from A0-A12. This command can only be issued when all banks are idle.

#### **ACTIVE COMMAND**

When the ACTIVE COMMAND is activated, BA0, BA1 inputs selects a bank to be accessed, and the address inputs on A0-A12 selects the row. Until a PRECHARGE command is issued to the bank, the row remains open for accesses.



#### **COMMAND TRUTH TABLE**

|                             | CKE   |   |    |     |     |    |     |     |     | A12, A11 |
|-----------------------------|-------|---|----|-----|-----|----|-----|-----|-----|----------|
| Function                    | n – 1 | n | CS | RAS | CAS | WE | BA1 | BA0 | A10 | A9 - A0  |
| Device deselect (DESL)      | Н     | × | Н  | ×   | ×   | ×  | ×   | ×   | ×   | ×        |
| No operation (NOP)          | Н     | × | L  | Н   | Н   | Н  | ×   | ×   | ×   | ×        |
| Burst stop (BST)            | Н     | × | L  | Н   | Н   | L  | ×   | ×   | ×   | ×        |
| Read                        | Н     | × | L  | Н   | L   | Н  | V   | V   | L   | V        |
| Read with auto precharge    | Н     | × | L  | Н   | L   | Н  | V   | V   | Н   | V        |
| Write                       | Н     | × | L  | Н   | L   | L  | V   | V   | L   | V        |
| Write with auto precharge   | Н     | × | L  | Н   | L   | L  | V   | V   | Н   | V        |
| Bank activate (ACT)         | Н     | × | L  | L   | Н   | Н  | V   | V   | V   | V        |
| Precharge select bank (PRE) | ) H   | × | L  | L   | Н   | L  | V   | V   | L   | ×        |
| Precharge all banks (PALL)  | Н     | × | L  | L   | Н   | L  | ×   | ×   | Н   | ×        |
| CBR Auto-Refresh (REF)      | Н     | Н | L  | Ĺ   | Ĺ   | Н  | ×   | ×   | ×   | ×        |
| Self-Refresh (SELF)         | Н     | L | L  | Ĺ   | Ĺ   | Н  | ×   | ×   | ×   | ×        |
| Mode register set (MRS)     | Н     | × | L  | Ĺ   | Ĺ   | Ĺ  | Ĺ   | Ĺ   | L   | V        |

Note:  $H=V_{IH}$ ,  $L=V_{IL}$   $x=V_{IH}$  or  $V_{IL}$ ,  $V=V_{alid}$  Data.

## **DQM TRUTH TABLE**

|   | CKE |   |      |      |  |
|---|-----|---|------|------|--|
| Function                                  | n-1 | n | DQMH | DQML |  |
| Data write / output enable                | Н   | × | L    | L    |  |
| Data mask / output disable                | Н   | × | Н    | Н    |  |
| Upper byte write enable / output enable   | Н   | × | L    | ×    |  |
| Lower byte write enable / output enable   | Н   | × | ×    | L    |  |
| Upper byte write inhibit / output disable | Н   | × | Н    | ×    |  |
| Lower byte write inhibit / output disable | Н   | × | ×    | Н    |  |
|   | •   |   |      |      |  |

Note: H=VIH, L=VIL x= VIH or VIL, V = Valid Data.



## **CKE TRUTH TABLE**

|                                     | CKE   |   |    |     |     |    |         |
|-------------------------------------|-------|---|----|-----|-----|----|---------|
| Current State /Function             | n – 1 | n | CS | RAS | CAS | WE | Address |
| Activating Clock suspend mode entry | Н     | L | ×  | ×   | ×   | ×  | ×       |
| Any Clock suspend mode              | L     | L | ×  | ×   | ×   | ×  | ×       |
| Clock suspend mode exit             | L     | Н | ×  | ×   | ×   | ×  | ×       |
| Auto refresh command Idle (REF)     | Н     | Н | L  | L   | L   | Н  | ×       |
| Self refresh entry Idle (SELF)      | Н     | L | L  | L   | L   | Н  | ×       |
| Power down entry Idle               | Н     | L | ×  | ×   | ×   | ×  | ×       |
| Self refresh exit                   | L     | Н | L  | Н   | Н   | Н  | ×       |
|                                     | L     | Н | Н  | ×   | ×   | ×  | ×       |
| Power down exit                     | L     | Н | ×  | ×   | ×   | ×  | ×       |

Note:  $H=V_{IH}$ ,  $L=V_{IL}$   $x=V_{IH}$  or  $V_{IL}$ ,  $V=V_{alid}$  Data.



## **FUNCTIONAL TRUTH TABLE**

| Current State | CS   | RAS | CAS | WE | Address     | Command     | Action  |
|---------------|--|-----|-----|----|-------------|-------------|---|
| Idle          | <u>H</u>                                     | Χ   | Χ   | Χ  | X           | DESL        | Nop or Power Down <sup>(2)</sup>                    |
|               | _L   | Н   | Н   | Н  | X           | NOP         | Nop or Power Down <sup>(2)</sup>                    |
|               | L  | Н   | Н   | L  | Χ           | BST         | Nop or Power Down                                   |
|               | _L   | Н   | L   | Н  | BA, CA, A10 | READ/READA  | ILLEGAL (3)   |
|               | L  | Н   | L   | L  | A, CA, A10  | WRIT/ WRITA | ILLEGAL <sup>(3)</sup>                              |
|               | L  | L   | Н   | Н  | BA, RA      | ACT         | Row activating                                      |
|               | L  | L   | Н   | L  | BA, A10     | PRE/PALL    | Nop   |
|               | _ <u>L</u>                                   | L   | L   | Н  | Х           | REF/SELF    | Auto refresh or Self-refresh(4)                     |
|               | L  | L   | L   | L  | OC, BA1=L   | MRS         | Mode register set                                   |
| Row Active    | <u>H</u>                                     | Χ   | Χ   | X  | X           | DESL        | Nop   |
|               | L  | Н   | Н   | Н  | X           | NOP         | Nop   |
|               | _ <u>L</u>                                   | Н   | Н   | L  | Х           | BST         | Nop   |
|               | <u>    L                                </u> | Н   | L   | Н  | BA, CA, A10 | READ/READA  | Begin read (5)                                      |
|               | <u>_</u> L                                   | Н   | L   | L  | BA, CA, A10 | WRIT/ WRITA | Begin write (5)                                     |
|               | _L   | L   | Н   | Н  | BA, RA      | ACT         | ILLEGAL (3)   |
|               | L  | L   | Н   | L  | BA, A10     | PRE/PALL    | Precharge<br>Precharge all banks <sup>(6)</sup>     |
|               | <u>    L                                </u> | L   | L   | Н  | Χ           | REF/SELF    | ILLEGAL   |
|               | L  | L   | L   | L  | OC, BA      | MRS         | ILLEGAL   |
| Read          | Н  | Х   | Х   | Х  | Х           | DESL        | Continue burst to end to<br>Row active              |
|               | L  | Н   | Н   | Н  | X           | NOP         | Continue burst to end Row Row active                |
|               |  | Н   | Н   | L  | Χ           | BST         | Burst stop. Row active                              |
|               | _L   | Н   | L   | Н  | BA, CA, A10 | READ/READA  | Terminate burst,<br>begin new read (7)              |
|               | L  | Н   | L   | L  | BA, CA, A10 | WRIT/WRITA  | Terminate burst,<br>begin write <sup>(7,8)</sup>    |
|               | _L   | L   | Н   | Н  | BA, RA      | ACT         | ILLEGAL (3)   |
|               | _L   | L   | Н   | L  | BA, A10     | PRE/PALL    | Terminate burst Precharging                         |
|               | _L   | L   | L   | Н  | X           | REF/SELF    | ILLEGAL   |
|               | L  | L   | L   | L  | OC, BA      | MRS         | ILLEGAL   |
| Write         | H<br>  | Х   | Х   | Х  | Х           | DESL        | Continue burst to end Write recovering              |
|               | _L   | Н   | Н   | Н  | Х           | NOP         | Continue burst to end Write recovering              |
|               | _L   | Н   | Н   | L  | X           | BST         | Burst stop, Row active                              |
|               | L  | Н   | L   | Н  | BA, CA, A10 | READ/READA  | Terminate burst, start read :<br>Determine AP (7,8) |
|               | L  | Н   | L   | L  | BA, CA, A10 | WRIT/WRITA  | Terminate burst, new write : Determine AP (7)       |
|               | _L   | L   | Н   | Н  | BA, RA      | RA ACT      | ILLEGAL (3)   |
|               | L  | L   | Н   | L  | BA, A10     | PRE/PALL    | Terminate burst Precharging (9)                     |
|               | L  | L   | L   | Н  | X           | REF/SELF    | ILLEGAL   |
|               |  |     |     |    | OC, BA      | MRS         | ILLEGAL   |

Note: H=ViH, L=ViL x= ViH or ViL, V = Valid Data, BA= Bank Address, CA+Column Address, RA=Row Address, OC= Op-Code



## **FUNCTIONAL TRUTH TABLE Continued:**

| Current State                 | CS    | RAS | CAS | WE | Address     | Command     | Action  |
|-------------------------------|-------|-----|-----|----|-------------|-------------|---|
| Read with auto<br>Precharging | H<br> | ×   | ×   | ×  | ×           | DESL        | Continue burst to end, Precharge                            |
|                               | _L    | Н   | Н   | Н  | Х           | NOP         | Continue burst to end, Precharge                            |
|                               | _L    | Н   | Н   | L  | ×           | BST         | ILLEGAL   |
|                               | _L    | Н   | L   | Н  | BA, CA, A10 | READ/READA  | ILLEGAL (11)  |
|                               | _L    | Н   | L   | L  | BA, CA, A10 | WRIT/ WRITA | ILLEGAL (11)  |
|                               | _L    | L   | Н   | Н  | BA, RA      | ACT         | ILLEGAL (3)   |
|                               | _L    | L   | Н   | L  | BA, A10     | PRE/PALL    | ILLEGAL (11)  |
|                               | _L    | L   | L   | Н  | X           | REF/SELF    | ILLEGAL   |
|                               | L     | L   | L   | L  | OC, BA      | MRS         | ILLEGAL   |
| Write with Auto<br>Precharge  | Н     | ×   | ×   | ×  | ×           | DESL        | Continue burst to end, Write recovering with auto precharge |
|                               |       | Н   | Н   | Н  | ×           | NOP         | Continue burst to end, Write recovering with auto precharge |
|                               | _L    | Н   | Н   | L  | ×           | BST         | ILLEGAL   |
|                               | _L    | Н   | L   | Н  | BA, CA, A10 | READ/READA  | ILLEGAL <sup>(11)</sup>                                     |
|                               |       | Н   | L   | L  | BA, CA, A10 | WRIT/ WRITA | ILLEGAL (11)  |
|                               |       | L   | Н   | Н  | BA, RA      | ACT         | ILLEGAL (3,11)  |
|                               | _L    | L   | Н   | L  | BA, A10     | PRE/PALL    | ILLEGAL (3,11)  |
|                               | _L    | L   | L   | Н  | X           | REF/SELF    | ILLEGAL   |
|                               | L     | L   | L   | L  | OC, BA      | MRS         | ILLEGAL   |
| Precharging                   | _H    | X   | X   | ×  | ×           | DESL        | Nop, Enter idle after tRP                                   |
|                               | _L    | Н   | Н   | Н  | X           | NOP         | Nop, Enter idle after tRP                                   |
|                               | L     | Н   | Н   | L  | ×           | BST         | Nop, Enter idle after tRP                                   |
|                               | L     | Н   | L   | Н  | BA, CA, A10 | READ/READA  | ILLEGAL (3)   |
|                               | _L    | Н   | L   | L  | BA, CA, A10 | WRIT/WRITA  | ILLEGAL (3)   |
|                               | _L    | L   | Н   | Н  | BA, RA      | ACT         | ILLEGAL <sup>(3)</sup>                                      |
|                               | _L    | L   | Н   | L  | BA, A10     | PRE/PALL    | Nop Enter idle after tRP                                    |
|                               | _L    | L   | L   | Н  | ×           | REF/SELF    | ILLEGAL   |
|                               | L     | L   | L   | L  | OC, BA      | MRS         | ILLEGAL   |
| Row Activating                | _H    | X   | X   | ×  | ×           | DESL        | Nop, Enter bank active after tRCD                           |
|                               | _L    | Н   | Н   | Н  | ×           | NOP         | Nop, Enter bank active after tRCD                           |
|                               | L     | Н   | Н   | L  | ×           | BST         | Nop, Enter bank active after tRCD                           |
|                               | _L    | Н   | L   | Н  | BA, CA, A10 | READ/READA  | ILLEGAL (3)   |
|                               | L     | Н   | L   | L  | BA, CA, A10 | WRIT/WRITA  | ILLEGAL (3)   |
|                               | _L_   |     | Н   | Н  | BA, RA      | ACT         | ILLEGAL (3,9)   |
|                               | _L_   | L   | Н   | L  | BA, A10     | PRE/PALL    | ILLEGAL (3)   |
|                               | L     | L   | L   | Н  | ×           | REF/SELF    | ILLEGAL   |
|                               | L     | L   | L   | L  | OC, BA      | MRS         | ILLEGAL   |

 $Note: H=V_{IH}, \ L=V_{IL} \ x=V_{IH} \ or \ V_{IL}, \ V=Valid \ Data, \ BA=Bank \ Address, \ CA+Column \ Address, \ RA=Row \ Address, \ OC=Op-Code$ 



#### **FUNCTIONAL TRUTH TABLE Continued:**

| Current State    | CS         | RAS | CAS | WE | Address     | Command                 | Action                           |
|------------------|------------|-----|-----|----|-------------|-------------------------|----------------------------------|
| Write Recovering | <u>H</u>   | ×   | X   | ×  | X           | DESL                    | Nop, Enter row active after tDPL |
|                  | <u>_L</u>  | Н   | Н   | Н  | ×           | NOP                     | Nop, Enter row active after tDPL |
|                  | <u>_L</u>  | Н   | Н   | L  | ×           | BST                     | Nop, Enter row active after tDPL |
|                  |            | Н   | L   | Н  | BA, CA, A10 | READ/READA              | Begin read (8)                   |
|                  |            | Н   | L   | L  | BA, CA, A10 | WRIT/ WRITA             | Begin new write                  |
|                  |            | L   | Н   | Н  | BA, RA      | ACT                     | ILLEGAL (3)                      |
|                  | <u>_L</u>  | L   | Н   | L  | BA, A10     | PRE/PALL                | ILLEGAL (3)                      |
|                  |            | L   | L   | Н  | ×           | REF/SELF                | ILLEGAL                          |
|                  | L          | L   | L   | L  | OC, BA      | MRS                     | ILLEGAL                          |
| Write Recovering | <u>H</u> _ | X   | ×   | ×  | X           | DESL                    | Nop, Enter precharge after tDPL  |
| with Auto        |            | Н   | Н   | Н  | ×           | NOP                     | Nop, Enter precharge after tDPL  |
| Precharge        | <u>_L</u>  | Н   | Н   | L  | ×           | BST                     | Nop, Enter row active after tDPL |
|                  |            | Н   | L   | Н  | BA, CA, A10 | READ/READA              | ILLEGAL <sup>(3,8,11)</sup>      |
|                  |            | Н   | L   | L  | BA, CA, A10 | WRIT/WRITA              | ILLEGAL (3,11)                   |
|                  |            | L   | Н   | Н  | BA, RA      | ACT                     | ILLEGAL (3,11)                   |
|                  |            | L   | Н   | L  | BA, A10     | PRE/PALL                | ILLEGAL (3,11)                   |
|                  | <u>_L</u>  | L   | L   | Н  | ×           | REF/SELF                | ILLEGAL                          |
|                  | L          | L   | L   | L  | OC, BA      | MRS                     | ILLEGAL                          |
| Refresh          | <u>H</u>   | ×   | X   | ×  | X           | DESL                    | Nop, Enter idle after tRC        |
|                  |            | Н   | Н   | ×  | ×           | NOP/BST                 | Nop, Enter idle after tRC        |
|                  | _L         | Н   | L   | Н  | BA, CA, A10 | READ/READA              | ILLEGAL                          |
|                  | <u>_L</u>  | Н   | L   | L  | BA, CA, A10 | WRIT/WRITA              | ILLEGAL                          |
|                  |            | L   | Н   | Н  | BA, RA      | ACT                     | ILLEGAL                          |
|                  |            | L   | Н   | L  | BA, A10     | PRE/PALL                | ILLEGAL                          |
|                  |            | L   | L   | Н  | ×           | REF/SELF                | ILLEGAL                          |
|                  | L          | L   | L   | L  | OC, BA      | MRS                     | ILLEGAL                          |
| Mode Register    | <u>H</u>   | X   | ×   | ×  | ×           | DESL                    | Nop, Enter idle after 2 clocks   |
| Accessing        |            | Н   | Н   | Н  | ×           | NOP                     | Nop, Enter idle after 2 clocks   |
|                  |            | Н   | Н   | L  | ×           | BST                     | ILLEGAL                          |
|                  |            | Н   | L   | ×  | BA, CA, A10 | READ/WRITE              | ILLEGAL                          |
|                  | L          | L   | ×   | ×  | BA, RA      | ACT/PRE/PALL<br>REF/MRS | ILLEGAL                          |

Note: H=VIH, L=VIL x= VIH or VIL, V = Valid Data, BA= Bank Address, CA+Column Address, RA=Row Address, OC= Op-Code

#### Notes

- 1. All entries assume that CKE is active (CKEn-1=CKEn=H).
- 2. If both banks are idle, and CKE is inactive (Low), the device will enter Power Down mode. All input buffers except CKE will be disabled.
- 3. Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address (BA), depending on the state of that bank.
- 4. If both banks are idle, and CKE is inactive (Low), the device will enter Self-Refresh mode. All input buffers except CKE will be disabled.
- 5. Illegal if tRCD is not satisfied.
- 6. Illegal if tRAS is not satisfied.
- 7. Must satisfy burst interrupt condition.
- 8. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- 9. Must mask preceding data which don't satisfy tDPL.
- 10. Illegal if tRRD is not satisfied.
- 11. Illegal for single bank, but legal for other banks.



## CKE RELATED COMMAND TRUTH TABLE(1)


|                       |  | CK  | Œ |    |     |     |    |           |
|-----------------------|--|-----|---|----|-----|-----|----|-----------|
| <b>Current State</b>  | Operation                                      | n-1 | n | CS | RAS | CAS | WE | Address   |
| Self-Refresh (S.R.)   | INVALID, CLK (n - 1) would exit S.R.           | Н   | Χ | Χ  | Х   | Χ   | Х  | Χ         |
|                       | Self-Refresh Recovery <sup>(2)</sup>           | L   | Н | Н  | Χ   | Χ   | Χ  | Χ         |
|                       | Self-Refresh Recovery <sup>(2)</sup>           | L   | Н | L  | Н   | Н   | Χ  | Χ         |
|                       | Illegal  | L   | Н | L  | Н   | L   | Χ  | Χ         |
|                       | Illegal  | L   | Н | L  | L   | Χ   | Χ  | Χ         |
|                       | Maintain S.R.                                  | L   | L | Χ  | Χ   | Χ   | Χ  | Χ         |
| Self-Refresh Recovery | Idle After tric                                | Н   | Н | Н  | Χ   | Χ   | Х  | Χ         |
|                       | Idle After tRC                                 | Н   | Н | L  | Н   | Н   | Χ  | Χ         |
|                       | Illegal  | Н   | Н | L  | Н   | L   | Χ  | Χ         |
|                       | Illegal  | Н   | Н | L  | L   | Χ   | Χ  | Χ         |
|                       | Begin clock suspend next cycle <sup>(5)</sup>  | Н   | L | Н  | Χ   | Χ   | Χ  | Χ         |
|                       | Begin clock suspend next cycle <sup>(5)</sup>  | Н   | L | L  | Н   | Н   | Χ  | Χ         |
|                       | Illegal  | Н   | L | L  | Н   | L   | Χ  | Χ         |
|                       | Illegal  | Н   | L | L  | L   | Χ   | Χ  | Χ         |
|                       | Exit clock suspend next cycle <sup>(2)</sup>   | L   | Н | Χ  | Χ   | Χ   | Χ  | Χ         |
|                       | Maintain clock suspend                         | L   | L | Χ  | Χ   | Χ   | Χ  | Χ         |
| Power-Down (P.D.)     | INVALID, CLK (n - 1) would exit P.D.           | Н   | Χ | Χ  | Χ   | Χ   | Х  | _         |
|                       | EXIT P.D> Idle <sup>(2)</sup>                  | L   | Н | Χ  | Χ   | Χ   | Χ  | Χ         |
|                       | Maintain power down mode                       | L   | L | Χ  | Χ   | Χ   | Χ  | Χ         |
| All Banks Idle        | Refer to operations in Operative Command Table | Н   | Н | Н  | Χ   | Χ   | Χ  | _         |
|                       | Refer to operations in Operative Command Table | Н   | Н | L  | Н   | Χ   | Χ  | _         |
|                       | Refer to operations in Operative Command Table | Н   | Н | L  | L   | Н   | Χ  | _         |
|                       | Auto-Refresh                                   | Н   | Н | L  | L   | L   | Н  | Χ         |
|                       | Refer to operations in Operative Command Table | Н   | Н | L  | L   | L   | L  | Op - Code |
|                       | Refer to operations in Operative Command Table | Н   | L | Н  | Χ   | Χ   | Χ  | _         |
|                       | Refer to operations in Operative Command Table | Н   | L | L  | Н   | Χ   | Χ  | _         |
|                       | Refer to operations in Operative Command Table | Н   | L | L  | L   | Н   | Χ  | _         |
|                       | Self-Refresh <sup>(3)</sup>                    | Н   | L | L  | L   | L   | Н  | Χ         |
|                       | Refer to operations in Operative Command Table | Н   | L | L  | L   | L   | L  | Op - Code |
|                       | Power-Down <sup>(3)</sup>                      | L   | Χ | Χ  | Χ   | Χ   | Χ  | Χ         |
| Any state             | Refer to operations in Operative Command Table | Н   | Н | Х  | Х   | Х   | Х  | Х         |
| other than            | Begin clock suspend next cycle <sup>(4)</sup>  | Н   | L | Χ  | Χ   | Χ   | Χ  | Χ         |
| listed above          | Exit clock suspend next cycle                  | L   | Н | Χ  | Χ   | Χ   | Χ  | Χ         |
|                       | Maintain clock suspend                         | L   | L | Χ  | Χ   | Χ   | Χ  | Χ         |

#### Notes:

- H : High level, L : low level, X : High or low level (Don't care).
   CKE Low to High transition will re-enable CLK and other inputs asynchronously. A minimum setup time must be satisfied before any command other than EXIT.
- 3. Power down and Self refresh can be entered only from the both banks idle state.
- 4. Must be legal command as defined in Operative Command Table.
- 5. Illegal if txsR is not satisfied.



#### **STATE DIAGRAM**





#### ABSOLUTE MAXIMUM RATINGS(1)

| Symbol           | Parameters                        |        | Rating                        | Unit |  |
|------------------|-----------------------------------|--------|-------------------------------|------|--|
| VDD MAX          | Maximum Supply Voltage            |        | -0.5 to +4.6                  | V    |  |
| <b>V</b> DDQ MAX | Maximum Supply Voltage for Output | Buffer | -0.5 to +4.6                  | V    |  |
| VIN              | Input Voltage                     |        | -0.5 to V <sub>DD</sub> + 0.5 | V    |  |
| <b>V</b> out     | Output Voltage                    |        | -1.0 to VDDQ + 0.5            | V    |  |
| PD MAX           | Allowable Power Dissipation       |        | 1                             | W    |  |
| Ics              | Output Shorted Current            |        | 50                            | mA   |  |
| Topr             | Operating Temperature             | Com.   | 0 to +70                      | °C   |  |
|                  |                                   | Ind.   | -40 to +85                    |      |  |
|                  |                                   | A1     | -40 to +85                    |      |  |
|                  |                                   | A2     | -40 to +105                   |      |  |
| Тѕтс             | Storage Temperature               |        | -65 to +150                   | °C   |  |

#### Notes:

2. All voltages are referenced to Vss.

#### DC RECOMMENDED OPERATING CONDITIONS

(TA = 0°C to +70°C for Commercial grade. TA = -40°C to +85°C for Industrial and A1 grade. TA = -40°C to +105°C for A2 grade.)

| Symbol             | Parameter          | Min. | Тур. | Max.       | Unit |  |
|--------------------|--------------------|------|------|------------|------|--|
| V <sub>DD</sub>    | Supply Voltage     | 3.0  | 3.3  | 3.6        | V    |  |
| VDDQ               | I/O Supply Voltage | 3.0  | 3.3  | 3.6        | V    |  |
| VIH <sup>(1)</sup> | Input High Voltage | 2.0  | _    | VDDQ + 0.3 | V    |  |
| VIL <sup>(2)</sup> | Input Low Voltage  | -0.3 | _    | +0.8       | V    |  |

#### Note:

- 1. VIH (overshoot): VIH (max) = VDDQ + 1.2V (PULSE WIDTH  $\leq 3ns$ ).
- 2. VIL (undershoot): VIH (min) = -1.2V (PULSE WIDTH  $\leq 3$ ns).
- 3. All voltages are referenced to Vss.

#### CAPACITANCE CHARACTERISTICS (At TA = 0 to +25°C, VDD = VDDQ = 3.3 ± 0.3V)

| Symbol | Parameter                              | Min. | Max. | Unit |  |
|--------|--|------|------|------|--|
| CIN1   | Input Capacitance: CLK                 | 2.5  | 3.5  | pF   |  |
| CIN2   | Input Capacitance:All other input pins | 2.5  | 3.8  | pF   |  |
| CI/O   | Data Input/Output Capacitance: DQS     | 4.0  | 6.0  | pF   |  |

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.



## DC ELECTRICAL CHARACTERISTICS 1 (Recommended Operation Conditions unless otherwise noted.)

| Symbol           | Parameter                                      | Test Condition  | -6  | -7  | -75E | Unit |
|------------------|--|---|-----|-----|------|------|
| IDD1 (1)         | Operating Current                              | One bank active, CL = 3, BL = 1,  | 140 | 120 | 140  | mA   |
|                  |  | tclk = tclk (min), trc = trc (min)  |     |     |      |      |
| IDD2P            | Precharge Standby Current (In Power-Down Mode) | CKE $\leq$ VIL (MAX), tck = 15ns  | 3   | 3   | 3    | mA   |
| IDD2PS           | Precharge Standby Current (In Power-Down Mode) | $CKE \leq VIL \text{ (MAX), } CLK \leq VIL \text{ (MAX)}$                                       | 3   | 3   | 3    | mA   |
| IDD2N (2)        | Precharge Standby Current                      | $\overline{\text{CS}} \ge \text{Vcc} - 0.2\text{V}, \text{CKE} \ge \text{Vih (Min)}$            | 35  | 35  | 35   | mA   |
|                  | (In Non Power-Down Mode)                       | tck = 15ns  |     |     |      |      |
| IDD2NS           | Precharge Standby Current                      | $\overline{\text{CS}} \geq \text{Vcc} - 0.2 \text{V}, \text{ CKE} \geq \text{ Vih (Min)}$       | 20  | 20  | 20   | mA   |
|                  | (In Non Power-Down Mode)                       | or CKE $\leq$ V <sub>IL</sub> (MAX), All inputs stable  |     |     |      |      |
| IDD3P            | Active Standby Current                         | CKE ≤ VIL (MAX), tck = 15ns   | 4   | 4   | 4    | mA   |
|                  | (Power-Down Mode)                              |   |     |     |      |      |
| IDD3PS           | Active Standby Current                         | $CKE \le VIL$ (MAX), $CLK \le VIL$ (MAX)  | 3   | 3   | 3    | mA   |
|                  | (Power-Down Mode)                              |   |     |     |      |      |
| IDD3N (2)        | Active Standby Current                         | $\overline{\text{CS}} \geq \text{Vcc} - 0.2 \text{V}, \text{ CKE} \geq \text{ Vih (Min)}$       | 55  | 55  | 55   | mA   |
|                  | (In Non Power-Down Mode)                       | tck = 15ns  |     |     |      |      |
| IDD3NS           | Active Standby Current                         | $\overline{\text{CS}} \geq \text{Vcc} - 0.2 \text{V}, \text{CKE} \geq \text{Vih} \text{ (MIN)}$ | 30  | 30  | 30   | mA   |
|                  | (In Non Power-Down Mode)                       | or CKE ≤ V <sub>IL</sub> (MAX), All inputs stable   |     |     |      |      |
| I <sub>DD4</sub> | Operating Current                              | All banks active, BL = 4, CL = 3,   | 180 | 130 | 180  | mA   |
|                  |  | tck = tck (min)   |     |     |      |      |
| I <sub>DD5</sub> | Auto-Refresh Current                           | trc = trc (min), tclk = tclk (min)  | 180 | 160 | 180  | mA   |
| IDD6             | Self-Refresh Current                           | CKE ≤ 0.2V  | 3   | 3   | 3    | mA   |

#### Notes:

## DC ELECTRICAL CHARACTERISTICS 2 (Recommended Operation Conditions unless otherwise noted.)

| Symbol | Parameter                 | Test Condition                              | Min | Max | Unit |
|--------|---------------------------|---|-----|-----|------|
| lı∟    | Input Leakage Current     | $0V \le Vin \le Vcc$ , with pins other than | -5  | 5   | μΑ   |
|        |                           | the tested pin at 0V                        |     |     |      |
| lol    | Output Leakage Current    | Output is disabled, $0V \le Vout \le Vcc$ , | -5  | 5   | μΑ   |
| Vон    | Output High Voltage Level | Iон = -2mA                                  | 2.4 | _   | V    |
| Vol    | Output Low Voltage Level  | loL = 2mA                                   |     | 0.4 | V    |

<sup>1.</sup> IDD (MAX) is specified at the output open condition.

<sup>2.</sup> Input signals are changed one time during 30ns.

## IS42S83200D, IS42S16160D IS45S83200D, IS45S16160D



## **AC ELECTRICAL CHARACTERISTICS** (1,2,3)

|        |                                  |  | -6   |      | -7   |          | -75E |          |          |
|--------|----------------------------------|--|------|------|------|----------|------|----------|----------|
| Symbol | Parameter                        |  | Min. | Max. | Min. | Max.     | Min. | Max.     | Units    |
| tскз   | Clock Cycle Time                 | CAS Latency = 3  | 6    | _    | 7    | _        | _    | _        | ns       |
| tck2   |                                  | $\overline{CAS}$ Latency = 2                                   | 10   | _    | 10   | _        | 7.5  | _        | ns       |
| tасз   | Access Time From CLK             | CAS Latency = 3  | _    | 5.4  | _    | 5.4      | _    |          | ns       |
| tAC2   |                                  | CAS Latency = 2  | _    | 6.5  | _    | 6.5      | _    | 5.5      | ns       |
| tсн    | CLK HIGH Level Width             |  | 2.5  | _    | 2.5  | _        | 2.5  |          | ns       |
| tcl    | CLK LOW Level Width              |  | 2.5  | _    | 2.5  | _        | 2.5  | _        | ns       |
| tонз   | Output Data Hold Time            | CAS Latency = 3  | 2.7  | _    | 2.7  | _        | _    | _        | ns       |
| toH2   | 0 : 01//                         | CAS Latency = 2  | 2.7  |      | 2.7  | _        | 2.7  |          | ns       |
| tız    | Output LOW Impedance Tin         |  | 0    |      | 0    |          | 0    |          | ns       |
| tHZ    | Output HIGH Impedance Tir        | me   | 2.7  | 5.4  | 2.7  | 5.4      | 2.7  | 5.4      | ns       |
| tos    | Input Data Setup Time(2)         |  | 1.5  |      | 1.5  | _        | 1.5  |          | ns       |
| tон    | Input Data Hold Time(2)          |  | 0.8  | _    | 0.8  | _        | 0.8  |          | ns       |
| tas    | Address Setup Time(2)            |  | 1.5  |      | 1.5  |          | 1.5  |          | ns       |
| tah    | Address Hold Time <sup>(2)</sup> |  | 0.8  | _    | 0.8  | _        | 0.8  | _        | ns       |
| tcks   | CKE Setup Time <sup>(2)</sup>    |  | 1.5  | _    | 1.5  | _        | 1.5  | _        | ns       |
| tскн   | CKE Hold Time <sup>(2)</sup>     |  | 0.8  | _    | 0.8  | _        | 0.8  | _        | ns       |
| tcms   | Command Setup Time (CS,          |  | 1.5  | _    | 1.5  | _        | 1.5  | _        | ns       |
| tсмн   | Command Hold Time (CS, F         | RAS, CAS, WE, DQM)(2)  | 8.0  | _    | 0.8  | _        | 0.8  | _        | ns       |
| trc    | Command Period (REF to P         | EF / ACT to ACT)   | 60   | _    | 67.5 | _        | 67.5 | _        | ns       |
| tras   | Command Period (ACT to P         | RE)  | 42   | 100K | 45   | 100K     | 45   | 100K     | ns       |
| trp    | Command Period (PRE to A         | CT)  | 18   | _    | 20   | _        | 15   | _        | ns       |
| trcd   | Active Command To Read /         | Write Command Delay Time                                       | 18   | _    | 20   | _        | 15   | _        | ns       |
| trrd   | Command Period (ACT [0] t        | o ACT[1])  | 12   | _    | 14   | _        | 15   | _        | ns       |
| tDPL   | Input Data To Precharge          |  | 12   | _    | 14   | _        | 15   | _        | ns       |
|        | Command Delay time               |  |      |      |      |          |      |          |          |
| tdal   | Input Data To Active / Refres    |  | 30   | _    | 35   | _        | 30   | _        | ns       |
|        | Command Delay time (Durir        | •                        |      |      |      |          |      |          |          |
| tmrd   | Mode Register Program Tim        |  | 12   | _    | 14   | _        | 15   |          | ns       |
| tdde   | Power Down Exit Setup Tim        |  | 6    | _    | 7    | _        | 7.5  | _        | ns       |
| txsr   | Exit Self-Refresh to Active T    | ïme <sup>(4)</sup>   | 66   | _    | 75   | _        | 75   | _        | ns       |
| tτ     | Transition Time                  |  | 0.3  | 1.2  | 0.3  | 1.2      | 0.3  | 1.2      | ns       |
| tref   | Refresh Cycle Time (8192)        |  |      |      |      |          |      |          |          |
|        |                                  | °C Com., Ind., A1, A2  | _    | 64   | _    | 64       | _    | 64       | ms       |
|        |                                  | T <sub>A</sub> ≤ 85°C Ind., A1, A2<br>T <sub>A</sub> > 85°C A2 | _    | 64   | _    | 64<br>16 | _    | 64<br>16 | ms<br>ms |

#### Notes

- 1. The power-on sequence must be executed before starting memory operation.
- 2. Measured with  $t\tau = 1$  ns. If clock rising time is longer than 1ns,  $(t\pi/2 0.5)$  ns should be added to the parameter.
- 3. The reference level is 1.4V when measuring input signal timing. Rise and fall times are measured between V<sub>IH</sub>(min.) and V<sub>IL</sub> (max).
- 4. Self-Refresh Mode is not supported for A2 grade with  $T_A > +85$ °C.

## IS42S83200D, IS42S16160D IS45S83200D, IS45S16160D




## **OPERATING FREQUENCY / LATENCY RELATIONSHIPS**

| SYMBOL       | PARAMETER  |                                 |         |         |              |          | UNITS |
|--------------|--|---------------------------------|---------|---------|--------------|----------|-------|
| _            | Clock Cycle Time   |                                 | 6       | 7       | 7.5          | 10       | ns    |
| _            | Operating Frequency (CAS Latency = 3)                                  |                                 | 166     | 143     | 133          | 100      | MHz   |
| tcac         | CAS Latency  |                                 | 3       | 3       | 2            | 2/3      | cycle |
| trcd         | Active Command To Read/Write Command Delay                             | Time                            | 3       | 3       | 2            | 2        | cycle |
| <b>t</b> rac | RAS Latency (trcd + tcac)  | CAS Latency = 3 CAS Latency = 2 | 6       | 6       | <del>-</del> | 5<br>4   | cycle |
| trc          | Command Period (REF to REF / ACT to ACT)                               | -                               | 10      | 10      | 9            | 7        | cycle |
| tras         | Command Period (ACT to PRE)  |                                 | 7       | 7       | 6            | 5        | cycle |
| trp          | Command Period (PRE to ACT)  |                                 | 3       | 3       | 2            | 2        | cycle |
| trrd         | Command Period (ACT[0] to ACT [1])                                     |                                 | 2       | 2       | 2            | 2        | cycle |
| tccd         | Column Command Delay Time<br>(READ, READA, WRIT, WRITA)                |                                 | 1       | 1       | 1            | 1        | cycle |
| tdpl         | Input Data To Precharge Command Delay Time                             |                                 | 2       | 2       | 2            | 2        | cycle |
| tdal .       | Input Data To Active/Refresh Command Delay Tim (During Auto-Precharge) | e5                              | 5       | 5       | 4            | 4        | cycle |
| trbd         | Burst Stop Command To Output in HIGH-Z Delay Time (Read)               | CAS Latency = 3 CAS Latency = 2 | 3       | 3       | _<br>2       | 3<br>2   | cycle |
| twbd         | Burst Stop Command To Input in Invalid Delay Tim (Write)               | e0                              | 0       | 0       | 0            | 0        | cycle |
| İRQL         | Precharge Command To Output in HIGH-Z Delay Time (Read)                | CAS Latency = 3 CAS Latency = 2 | 3       | 3       | _<br>2       | 3<br>2   | cycle |
| WDL          | Precharge Command To Input in Invalid Delay Tim (Write)                |                                 | 0       | 0       | 0            | 0        | cycle |
| PQL          | Last Output To Auto-Precharge Start Time (Read)                        | CAS Latency = 3 CAS Latency = 2 | -2<br>— | -2<br>- | <u> </u>     | -2<br>-1 | cycle |
| QMD          | DQM To Output Delay Time (Read)  |                                 | 2       | 2       | 2            | 2        | cycle |
| DMD          | DQM To Input Delay Time (Write)  |                                 | 0       | 0       | 0            | 0        | cycle |
| tmrd         | Mode Register Set To Command Delay Time                                |                                 | 2       | 2       | 2            | 2        | cycle |




## **ACTEST CONDITIONS**

## **Input Load**



## **Output Load**



## **ACTEST CONDITIONS**

| Parameter                                 | Rating     |
|---|------------|
| AC Input Levels                           | 0V to 3.0V |
| Input Rise and Fall Times                 | 1 ns       |
| Input Timing Reference Level              | 1.4V       |
| Output Timing Measurement Reference Level | 1.4V       |



#### **FUNCTIONAL DESCRIPTION**

The 256Mb SDRAMs are quad-bank DRAMs which operate at 3.3V and include a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the 67,108,864-bit banks is organized as 8,192 rows by 512 columns by 16 bits or 8,192 rows by 1,024 columns by 8 bits.

Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0 and BA1 select the bank, A0-A12 select the row). The address bits A0-A9 (x8); A0-A8 (x16) registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

Prior to normal operation, the SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

#### Initialization

SDRAMs must be powered up and initialized in a predefined manner.

The 256Mb SDRAM is initialized after the power is applied to VDD and VDDQ (simultaneously) and the clock is stable with DQM High and CKE High.


A 200µs delay is required prior to issuing any command other than a COMMAND INHIBIT or a NOP. The COMMAND INHIBIT or NOP may be applied during the 200us period and should continue at least through the end of the period.

With at least one COMMAND INHIBIT or NOP command having been applied, a PRECHARGE command should be applied once the 200µs delay has been satisfied. All banks must be precharged. This will leave all banks in an idle state after which at least eight AUTO REFRESH cycles must be performed. After the AUTO REFRESH cycles are complete, the SDRAM is then ready for mode register programming.

The mode register should be loaded prior to applying any operational command because it will power up in an unknown state.



#### INITIALIZE AND LOAD MODE REGISTER(1)




#### Notes:

- If CS is High at clock High time, all commands applied are NOP.
   The Mode register may be loaded prior to the Auto-Refresh cycles if desired.
- 3. JEDEC and PC100 specify three clocks.
- 4. Outputs are guaranteed High-Z after the command is issued.



#### **AUTO-REFRESH CYCLE**




Notes:

1. CAS latency = 2, 3



#### **SELF-REFRESH CYCLE**



Note:

1. Self-Refresh Mode is not supported for A2 grade with  $T_A > +85$ °C.



#### REGISTER DEFINITION

### **Mode Register**

The mode register is used to define the specific mode of operation of the SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, an operating mode and a write burst mode, as shown in MODE REGISTER DEFINITION.

The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until it is programmed again or the device loses power.

Mode register bits M0-M2 specify the burst length, M3 specifies the type of burst (sequential or interleaved), M4-M6 specify the CAS latency, M7 and M8 specify the operating mode, M9 specifies the WRITE burst mode, and M10, M11, and M12 are reserved for future use.

The mode register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

#### MODE REGISTER DEFINITION

