Chipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

IS43/46LD16128B
IS43/46LD32640B

2Gb (x16, x32) Mobile LPDDR2 S4 SDRAM

FEBRUARY 2018

FEATURES

- Low-voltage Core and I/O Power Supplies
  VDD2 = 1.14-1.30V, VDDCA/VDDQ = 1.14-1.30V,
  VDD1 = 1.70-1.95V
- High Speed Un-terminated Logic(HSUL_12) I/O Interface
- Clock Frequency Range : 10MHz to 533MHz
  (data rate range : 20Mbps to 1066Mbps per I/O)
- Four-bit Pre-fetch DDR Architecture
- Multiplexed, double data rate, command/address inputs
- Eight internal banks for concurrent operation
- Bidirectional/differential data strobe per byte of data (DQS/DQS#)
- Programmable Read/Write latencies(RL/WL) and burst lengths(4,8 or 16)
- ZQ Calibration
- On-chip temperature sensor to control self refresh rate
- Partial –array self refresh(PASR)
- Deep power-down mode(DPD)
- Operation Temperature
  Commercial (T_C = 0°C to 85°C)
  Industrial (T_C = -40°C to 85°C)
  Automotive, A1 (T_C = -40°C to 85°C)
  Automotive, A2 (T_C = -40°C to 105°C)
  Automotive, A25 (T_C = -40°C to 115°C)[3]

OPTIONS

- Configuration:
  – 128Mx16 (16M x 16 x 8 banks)
  – 64Mx32 (8M x 32 x 8 banks)
  Package:
  – 134-ball BGA for x16 / x32
  – 168-ball PoP BGA for x32

DESCRIPTION

The IS43/46LD16128B/32640B is 2Gbit CMOS LPDDR2 DRAM. The device is organized as 8 banks of 16Meg words of 16bits or 8Meg words of 32bits. This product uses a double-data-rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 4N prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. This product offers fully synchronous operations referenced to both rising and falling edges of the clock. The data paths are internally pipelined and 4n bits prefetched to achieve very high bandwidth.

ADDRESS TABLE

Parameter	64Mx32	128Mx16
Row Addresses	R0-R13	R0-R13
Column Addresses	C0-C8	C0-C9
Bank Addresses	BA0-BA2	BA0-BA2
Refresh Count	8192	8192

KEY TIMING PARAMETERS[1]

Speed Grade	Data Rate (Mb/s)	Write Latency	Read Latency	tRCD/ tRP[2]
-18	1066	4	8	Typical
-25	800	3	6	Typical
-3	667	2	5	Typical

Notes:
1. Other clock frequencies/data rates supported; please refer to AC timing tables.
2. Please contact ISSI for Fast t_{RCD}/t_{RP}.
3. When Tc > 105°C, Self-Refresh mode is not supported

BALL ASSIGNMENTS AND DESCRIPTIONS

134-ball FBGA (x32), 0.65mm pitch

	1	2	3	4	5	6	7	8	9	10	
A	DNU	DNU							DNU	DNU	A
B	DNU	NC	NC		VDD2	VDD1	DQ31	DQ29	DQ26	DNU	B
C	VDD1	VSS	RFU		VSS	VSSQ	VDDQ	DQ25	VSSQ	VDDQ	C
D	VSS	VDD2	ZQ		VDDQ	DQ30	DQ27	DQS3	DQS3#	VSSQ	D
E	VSSCA	CA9	CA8		DQ28	DQ24	DM3	DQ15	VDDQ	VSSQ	E
F	VDDCA	CA6	CA7		VSSQ	DQ11	DQ13	DQ14	DQ12	VDDQ	F
G	VDD2	CA5	Vref(CA)		DQS1#	DQS1	DQ10	DQ9	DQ8	VSSQ	G
H	VDDCA	VSS	CK#		DM1	VDDQ					H
J	VSSCA	NC	CK		VSSQ	VDDQ	VDD2	VSS	Vref(DQ)		J
K	CKE	RFU	RFU		DM0	VDDQ					K
L	CS#	RFU	RFU		DQS0#	DQS0	DQ5	DQ6	DQ7	VSSQ	L
M	CA4	CA3	CA2		VSSQ	DQ4	DQ2	DQ1	DQ3	VDDQ	M
N	VSSCA	VDDCA	CA1		DQ19	DQ23	DM2	DQ0	VDDQ	VSSQ	N
P	VSS	VDD2	CA0		VDDQ	DQ17	DQ20	DQS2	DQS2#	VSSQ	P
R	VDD1	VSS	NC		VSS	VSSQ	VDDQ	DQ22	VSSQ	VDDQ	R
T	DNU	NC	NC		VDD2	VDD1	DQ16	DQ18	DQ21	DNU	T
U	DNU	DNU							DNU	DNU	U
	1	2	3	4	5	6	7	8	9	10	

Legend:
- DQ
- CA
- Power
- Ground
- No ball
- ZQ
- Clock
- NC, DNU, RFU

Top View (ball down)

IS43/46LD16128B
IS43/46LD32640B

BALL ASSIGNMENTS AND DESCRIPTIONS

134-ball FBGA (x16), 0.65mm pitch

	1	2	3	4	5	6	7	8	9	10
A	DNU	DNU							DNU	DNU
B	DNU	NC	NC		VDD2	VDD1	NC	NC	NC	DNU
C	VDD1	VSS	RFU		VSS	VSSQ	VDDQ	NC	VSSQ	VDDQ
D	VSS	VDD2	ZQ		VDDQ	NC	NC	NC	NC	VSSQ
E	VSSCA	CA9	CA8		NC	NC	NC	DQ15	VDDQ	VSSQ
F	VDDCA	CA6	CA7		VSSQ	DQ11	DQ13	DQ14	DQ12	VDDQ
G	VDD2	CA5	Vref(CA)		DQS1#	DQS1	DQ10	DQ9	DQ8	VSSQ
H	VDDCA	VSS	CK#		DM1	VDDQ				
J	VSSCA	NC	CK		VSSQ	VDDQ	VDD2	VSS	Vref(DQ)	
K	CKE	RFU	RFU		DM0	VDDQ				
L	CS#	RFU	RFU		DQS0#	DQS0	DQ5	DQ6	DQ7	VSSQ
M	CA4	CA3	CA2		VSSQ	DQ4	DQ2	DQ1	DQ3	VDDQ
N	VSSCA	VDDCA	CA1		NC	NC	NC	DQ0	VDDQ	VSSQ
P	VSS	VDD2	CA0		VDDQ	NC	NC	NC	NC	VSSQ
R	VDD1	VSS	NC		VSS	VSSQ	VDDQ	NC	VSSQ	VDDQ
T	DNU	NC	NC		VDD2	VDD1	NC	NC	NC	DNU
U	DNU	DNU							DNU	DNU

Legend:
- DQ
- CA
- Power
- Ground
- No ball
- ZQ
- Clock
- NC, DNU, RFU

Top View (ball down)

168-ball FBGA - 12mm x 12mm (x32), 0.5mm pitch

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	
A	DNU	DNU	NC	NC	NC	NC	NC	NC	NC	NC	V_{DD1}	V_{SSQ}	DQ30	DQ29	V_{SSQ}	DQ26	DQ25	V_{SSQ}	DQS#3	V_{DD1}	V_{SS}	DNU	DNU	A
B	DNU	DNU	V_{DD1}	NC	V_{SS}¹	NC	NC	V_{SS}¹	NC	V_{SS}	V_{DD2}	DQ31	V_{DDQ}	DQ28	DQ27	V_{DDQ}	DQ24	DQS3	V_{DDQ}	DM3	V_{DD2}	DNU	DNU	B
C	V_{SS}	V_{DD2}																				DQ15	V_{SSQ}	C
D	NC	NC																				V_{DDQ}	DQ14	D
E	NC	NC																				DQ12	DQ13	E
F	NC	V_{SS}¹																				DQ11	V_{SSQ}	F
G	NC	NC																				V_{DDQ}	DQ10	G
H	NC	NC																				DQ8	DQ9	H
J	NC	V_{SS}¹																				DQS1	V_{SSQ}	J
K	NC	NC																				V_{DDQ}	DQS#1	K
L	NC	NC																				V_{DD2}	DM1	L
M	NC	V_{SS}																				V_{REFDQ}	V_{SS}	M
N	NC	V_{DD1}																				V_{DD1}	DM0	N
P	ZQ	V_{REFCA}																				DQS#0	V_{SSQ}	P
R	V_{SS}	V_{DD2}																				V_{DDQ}	DQS0	R
T	CA9	CA8																				DQ6	DQ7	T
U	CA7	V_{DDCA}																				DQ5	V_{SSQ}	U
V	V_{SSCA}	CA6																				V_{DDQ}	DQ4	V
W	CA5	V_{DDCA}																				DQ2	DQ3	W
Y	CK#	CK																				DQ1	V_{SSQ}	Y
AA	V_{SS}	V_{DD2}																				V_{DDQ}	DQ0	AA
AB	DNU	DNU	CS#	NC	V_{DD1}	CA1	V_{SSCA}	CA3	CA4	V_{DD2}	V_{SS}	DQ16	V_{DDQ}	DQ18	DQ20	V_{DDQ}	DQ22	DQS2	V_{DDQ}	DM2	V_{DD2}	DNU	DNU	AB
AC	DNU	DNU	CKE	NC	V_{SS}	CA0	CA2	V_{DDCA}	V_{SS}¹	NC	NC	V_{SSQ}	DQ17	DQ19	V_{SSQ}	DQ21	DQ23	V_{SSQ}	DQS#2	V_{DD1}	V_{SS}	DNU	DNU	AC
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	

Top View (ball down)

Note:
1. Balls labeled Vss¹ (at coordinates B5, B8, F2, J2, AC9) may be connected to Vss or left unconnected.
2. Balls indicated as (NC) are no connects.

INPUT/OUTPUT FUNCTIONAL DESCRIPTION

Pad Definition and Description

| Name	Type	Description
CK, CK#	Input	Clock: CK and CK# are differential clock inputs. All Double Data Rate (DDR) CA inputs are sampled on both positive and negative edge of CK. Single Data Rate (SDR) inputs, CS# and CKE, are sampled at the positive Clock edge. Clock is defined as the differential pair, CK and CK#. The positive Clock edge is defined by the crosspoint of a rising CK and a falling CK#. The negative Clock edge is defined by the crosspoint of a falling CK and a rising CK#.
CKE	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates internal clock signals and therefore device input buffers and output drivers. Power savings modes are entered and exited through CKE transitions. CKE is considered part of the command code. See Command Truth Table for command code descriptions. CKE is sampled at the positive Clock edge.
CS#	Input	Chip Select: CS# is considered part of the command code. See Command Truth Table for command code descriptions. CS# is sampled at the positive Clock edge.
CA0 - CA9	Input	DDR Command/Address Inputs: Uni-directional command/address bus inputs. CA is considered part of the command code. See Command Truth Table for command code descriptions.
DQ0 - DQ15 (x16) DQ0 - DQ31 (x32)	I/O	Data Inputs/Output: Bi-directional data bus
DQS0, DQS0#, DQS1, DQS1# (x16) DQS0 - DQS3, DQS0# - DQS3# (x32)	I/O	Data Strobe (Bi-directional, Differential): The data strobe is bi-directional (used for read and write data) and differential (DQS and DQS#). It is output with read data and input with write data. DQS is edge-aligned to read data and centered with write data. For x16, DQS0 and DQS0# correspond to the data on DQ0 - DQ7; DQS1 and DQS1# to the data on DQ8 - DQ15. For x32 DQS0 and DQS0# correspond to the data on DQ0 - DQ7, DQS1 and DQS1# to the data on DQ8 - DQ15, DQS2 and DQS2# to the data on DQ16 - DQ23, DQS3 and DQS3# to the data on DQ24 - DQ31.
DM0-DM1 (x16) DM0 - DM3 (x32)	Input	Input Data Mask: For LPDDR2 devices that do not support the DNV feature, DM is the input mask signal for write data. Input data is masked when DM is sampled HIGH coincident with that input data during a Write access. DM is sampled on both edges of DQS. Although DM is for input only, the DM loading shall match the DQ and DQS (or DQS#). DM0 is the input data mask signal for the data on DQ0-7. For x16 and x32 devices, DM1 is the input data mask signal for the data on DQ8-15. For x32 devices, DM2 is the input data mask signal for the data on DQ16-23 and DM3 is the input data mask signal for the data on DQ24-31.

Name	Type	Description
V_{DD1}	Supply	Core Power Supply 1
V_{DD2}	Supply	Core Power Supply 2
V_{DDCA}	Supply	Input Receiver Power Supply: Power supply for CA0-9, CKE, CS#, CK, and CK# input buffers.
V_{DDQ}	Supply	I/O Power Supply: Power supply for Data input/output buffers.
$V_{REF(CA)}$	Supply	Reference Voltage for CA Command and Control Input Receiver: Reference voltage for all CA0-9, CKE, CS#, CK, and CK# input buffers.
$V_{REF(DQ)}$	Supply	Reference Voltage for DQ Input Receiver: Reference voltage for all Data input buffers.
V_{SS}	Supply	Ground
V_{SSCA}	Supply	Ground for Input Receivers
V_{SSQ}	Supply	I/O Ground
ZQ	I/O	Reference Pin for Output Drive Strength Calibration

NOTE 1   Data includes DQ and DM.

FUNCTIONAL BLOCK DIAGRAM

SIMPLIFIED STATE DIAGRAM

Abbreviation	Function	Abbreviation	Function	Abbreviation	Function
ACT	Active	PD	Enter Power Down	REF	Refresh
RD(A)	Read (w/ Autopre-charge)	PDX	Exit Power Down	SREF	Enter self refresh
WR(A)	Write (w/ Autopre-charge)	DPD	Enter Deep Power Down	SREFX	Exit self refresh
PR(A)	Precharge (All)	DPDX	Exit Deep Power Down		
MRW	Mode Register Write	BST	Burst Terminate		
MRR	Mode Register Read	RESET	Reset is achieved through MRW command		

Note: For LPDDR2-S4 SDRAM in the idle state, all banks are precharged.

FUNCTIONAL DESCRIPTION

LPDDR2-S4 is a high-speed SDRAM device internally configured as an 8-Bank memory. This device contains 2,147,483,648 bits (2 Gigabit)

All LPDDR2 devices use a double data rate architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 10-bit CA bus contains command, address, and Bank/Row Buffer information. Each command uses one clock cycle, during which command information is transferred on both the positive and negative edge of the clock.

This LPDDR2-S4 device also uses a double data rate architecture on the DQ pins to achieve high speed operation. The double data rate architecture is essentially a 4n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the memory device effectively consists of a single 4n-bit wide, one clock cycle data transfer at the internal SDRAM core and four corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

Read and write accesses to the LPDDR2 are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence.

Accesses begin with the registration of an Activate command, which is then followed by a Read or Write command. The address and BA bits registered coincident with the Activate command are used to select the row and the Bank to be accessed. The address bits registered coincident with the Read or Write command are used to select the Bank and the starting column location for the burst access.

Prior to normal operation, the LPDDR2 must be initialized. The following section provides detailed information covering device initialization, register definition, command description and device operation.

POWER-UP AND INITIALIZATION

DDR2 SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation.

The following sequence is required for Power-up and Initialization.

1. Voltage ramp up sequence is required :

A. While applying power, attempt to maintain CKE below 0.2 x VDDCA and all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while CKE is held LOW. The voltage ramp time tINIT0 (Tb-Ta) must be no greater than 20 ms from Tb which is point for all supply and reference voltage are within their defined operating ranges , to Ta which is point for any power supply first reaches 300mV.

B. The following conditions apply for voltage ramp after Ta is reached,
− VDD1 must be greater than VDD2-200mV AND
− VDD1 and VDD2 must be greater than VDDCA-200mV AND
− VDD1 and VDD2 must be greater than VDDQ-200mV AND
− VREF must always be less than all other supply voltages
− The voltage difference between any of VSS, VSSQ, and VSSCA pins must not exceed 100mV

2. Start clock and maintain stable condition.

Beginning at Tb, CKE must remain LOW for at least tINIT1 = 100 ns, after which CKE can be asserted HIGH. The clock must be stable at least tINIT2 = 5 × tCK prior to the first CKE LOW-to-HIGH transition (Tc). CKE, /CS, and CA inputs must observe setup and hold requirements (tIS, tIH) with respect to the first rising clock edge (and to subsequent falling and rising edges).

Once the ramping of the supply voltages is complete (Tb), CKE must be maintained LOW. DQ, DM, DQS and DQS# voltage levels must be between VSSQ and VDDQ during voltage ramp to avoid latchup. CK, /CK, /CS, and CA input levels must be between VSSCA and VDDCA during voltage ramp to avoid latch-up

  If any Mode Register Read (MRRs) are issued, the clock period must be within the range defined for tCKb (18ns to 100ns). Mode Register Write (MRWs) can be issued at normal clock frequencies as long as all AC timings are met. Some AC parameters could have relaxed timings before the system is appropriately configured. While keeping CKE HIGH, NOP commands must be issued for at least tINIT3 = 200µs (Td).

3. RESET Command

After tINIT3 is satisfied, the MRW RESET command must be issued (Td).
An optional PRECHARGE ALL command can be issued prior to the MRW RESET command. Wait at least tINIT4 while keeping CKE asserted and issuing NOP commands

4. Mode Register Reads and Device Auto Initialization (DAI) Polling:

After tINIT4 is satisfied (Te), only MRR commands and power-down entry/exit commands are supported. After Te, CKE can go LOW in alignment with power-down entry and exit specifications.
Use the MRR command to poll the DAI bit and report when device auto initialization is complete; otherwise, the controller must wait a minimum of tINIT5, or until the DAI bit is set before proceeding.
As the memory output buffers are not properly configured by Te, some AC parameters must have relaxed timings before the system is appropriately configured. After the DAI bit (MR0, DAI) is set to zero by the memory device (DAI complete), the device is in the idle state (Tf). DAI status can be determined by issuing the MRR command to MR0. The device sets the DAI bit no later than tINIT5 after the RESET command. The controller must wait at least tINIT5 or until the DAI bit is set before proceeding

5. ZQ Calibration

After tINIT5 (Tf), the MRR initialization calibration (ZQ_CAL) command can be issued to the memory (MR10). This command is used to calibrate output impedance over process, voltage, and temperature. In systems where more than one LPDDR2 device exists on the same bus, the controller must not overlap MRR ZQ_CAL commands. The device is ready for normal operation after tZQINIT.

6. Normal Operation

After tZQINIT (Tg), MRW commands must be used to properly configure the memory . Specifically, MR1, MR2, and MR3 must be set to configure the memory for the target frequency and memory configuration
After the initialization sequence is complete, the device is ready for any valid command. After Tg, the clock frequency can be changed using the procedure described in Input Clock Frequency Changes and Clock Stop Events‖.

INITIALIZATION TIMING

Symbol	Parameter	Value		Unit
		min	max	
tINIT0	Maximum Power Ramp Time	-	20	ms
tINIT1	Minimum CKE low time after completion of power ramp	100	-	ns
tINIT2	Minimum stable clock before first CKE high	5	-	tCK
tINIT3	Minimum idle time after first CKE assertion	200	-	us
tINIT4	Minimum idle time after Reset command, this time will be about 2 x tRFCab + tRPab	1	-	us
tINIT5	Maximum duration of Device Auto-Initialization	-	10	us
tCKb	Clock cycle time during boot	18	100	ns
tZQINIT	ZQ initial calibration	1	-	us

Figure - Power Ramp and Initialization Sequence

Initialization After RESET (without voltage ramp):
If the RESET command is issued before or after the power-up initialization sequence, the re-initialization procedure must begin at Td

---

Integrated Silicon Solution, Inc. — www.issi.com
Rev. A
02/02/2018

Power-Off Sequence
Use the following sequence to power off the device. Unless specified otherwise, this procedure is mandatory and applies to S4 devices.

While powering off, CKE must be held LOW ($\leq 0.2 \times$ VDDCA); all other inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while CKE is held LOW.

DQ, DM, DQS, and /DQS voltage levels must be between VSSQ and VDDQ during the power-off sequence to avoid latch-up. CK, /CK, /CS, and CA input levels must be between VSSCA and VDDCA during the power-off sequence to avoid latch-up.

Tx is the point where any power supply drops below the minimum value specified in the DC operating condition table.

Tz is the point where all power supplies are below 300mV. After Tz, the device is powered off

Required Power Supply Conditions Between Tx and Tz:

• VDD1 must be greater than VDD2 - 200mV

• VDD1 must be greater than VDDCA - 200mV

• VDD1 must be greater than VDDQ - 200mV

• VREF must always be less than all other supply voltages

The voltage difference between VSS, VSSQ, and VSSCA must not exceed 100mV.

For supply and reference voltage operating conditions, see Recommended DC Operating Conditions table.

Uncontrolled Power-Off Sequence
When an uncontrolled power-off occurs, the following conditions must be met:

1.At Tx, when the power supply drops below the minimum values specified, all power supplies must be turned off and all power-supply current capacity must be at zero, except for any static charge remaining in the system.

2.After Tz , the device must power off. The time between Tx and Tz must not exceed 20ms. During this period, the relative voltage between power supplies is uncontrolled. VDD1 and VDD2 must decrease with a slope lower than 0.5 V/µs between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device

Mode Register Definition
LPDDR2 devices contain a set of mode registers used for programming device operating parameters, reading device information and status, and for initiating special operations such as DQ calibration, ZQ calibration, and device reset.

Mode Register Assignment

The MRR command is used to read from a register. The MRW command is used to write to a register.

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
\multicolumn Mode Register Assignment												
0	00$_H$	Device Info.	R	(RFU)						DI	DAI
1	01$_H$	Device Feature1	W	nWR (for AP)			WC	BT	BL		
2	02$_H$	Device Feature2	W	(RFU)				RL & WL			
3	03$_H$	I/O Config-1	W	(RFU)				DS			
4	04$_H$	Refresh Rate	R	TUF	(RFU)			Refresh Rate			
5	05$_H$	Basic Config-1	R	LPDDR2 Manufacturer ID							
6	06$_H$	Basic Config-2	R	Revision ID1							
7	07$_H$	Basic Config-3	R	Revision ID2							
8	08$_H$	Basic Config-4	R	I/O width		Density			Type		
9	09$_H$	Test Mode	W	Vendor-Specific Test Mode							
10	0A$_H$	IO Calibration	W	Calibration Code							
11~15	0B$_H$~0F$_H$	(reserved)		(RFU)							

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
\multicolumn Mode Register Assignment												
16	10$_H$	PASR_BANK	W	Bank Mask							
17	11$_H$	PASR_Seg	W	Segment Mask							
18-19	12$_H$-13$_H$	(Reserved)		(RFU)							

Mode Register Assignment

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
20-31	18$_H$-1F$_H$	Reserved									

Mode Register Assignment (Reset Command & RFU part)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
32	20$_H$	DQ calibration pattern A	R	See "Data Calibration Pattern Description"							
33-39	21$_H$-27$_H$	(Do Not Use)									
40	28$_H$	DQ calibration pattern B	R	See "Data Calibration Pattern Description"							
41-47	29$_H$-2F$_H$	(Do Not Use)									
48-62	30$_H$-3E$_H$	(Reserved)		(RFU)							
63	3F$_H$	Reset	W	X							
64-126	40$_H$-7E$_H$	(Reserved)		(RFU)							
127	7F$_H$	(Do Not Use)									
128-190	80$_H$-BE$_H$	(Reserved for Vendor Use)		(RFU)							
191	BF$_H$	(Do Not Use)									
192-254	C0$_H$-FE$_H$	(Reserved for Vendor Use)		(RFU)							
255	FF$_H$	(Do Not Use)									

Notes:
1. RFU bits shall be set to '0' during Mode Register writes.
2. RFU bits shall be read as '0' during Mode Register reads.
3. All Mode Registers that are specified as RFU or write-only shall return undefined data when read and DQS shall be toggled.
4. All Mode Registers that are specified as RFU shall not be written.
5. See Vendor Device Datasheets for details on Vendor Specific Mode Registers.
6. Writes to read-only registers shall have no impact on the functionality of the device.

MR0_Device Information (MA<7:0> = 00$_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
(RFU)						DI	DAI		
OP1		DI (Device Information)				Read-only		0$_B$: SDRAM / 1$_B$: Do Not Use	
OP0		DAI (Device Auto-Initialization Status)				Read-only		0$_B$: DAI complete / 1$_B$: DAI still in progress	

MR1_Device Feature 1 (MA<7:0> = 01$_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
nWR (for AP)			WC	BT	BL			

OP<2:0>	BL (Burst Length)	Write-only	010$_B$: BL4 (default) 011$_B$: BL8 100$_B$: BL16 All others: reserved
OP3	BT[*1] (Burst Type)	Write-only	0$_B$: Sequential (default) 1$_B$: Interleaved
OP4	WC (Wrap)	Write-only	0$_B$: Wrap (default) 1$_B$: No wrap (allowed for SDRAM BL4 only)
OP<7:5>	nWR[*2]	Write-only	001$_B$: nWR=3 (default) 010$_B$: nWR=4 011$_B$: nWR=5 100$_B$: nWR=6 101$_B$: nWR=7 110$_B$: nWR=8 All others: reserved

Notes:
1. BL16, interleaved is not an official combination to be supported.
2. Programmed value in nWR register is the number of clock cycles which determines when to start internal precharge operation for a write burst with AP enabled. It is determined by RU(tWR/tCK)

Burst Sequence by BL, BT, and WC

C3	C2	C1	C0	WC	BT	BL	Burst Cycle Number and Burst Address Sequence															
							1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
x	x	0$_B$	0$_B$	wrap	any	4	0	1	2	3												
x	x	1$_B$	0$_B$				2	3	0	1												
x	x	x	0$_B$	nw	any		y	y+1	y+2	y+3												

C3	C2	C1	C0	WC	BT	BL	\multicolumn{16} Burst Cycle Number and Burst Address Sequence															
							1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
x	0_B	0_B	0_B				0	1	2	3	4	5	6	7								
x	0_B	1_B	0_B		seq		2	3	4	5	6	7	0	1								
x	1_B	0_B	0_B				4	5	6	7	0	1	2	3								
x	1_B	1_B	0_B	wrap		8	6	7	0	1	2	3	4	5								
x	0_B	0_B	0_B				0	1	2	3	4	5	6	7								
x	0_B	1_B	0_B		int		2	3	0	1	6	7	4	5								
x	1_B	0_B	0_B				4	5	6	7	0	1	2	3								
x	1_B	1_B	0_B				6	7	4	5	2	3	0	1								
x	x	x	0_B	nw	any		\multicolumn{16} illegal (not allowed)															
0_B	0_B	0_B	0_B				0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0_B	0_B	1_B	0_B				2	3	4	5	6	7	8	9	A	B	C	D	E	F	0	1
0_B	1_B	0_B	0_B				4	5	6	7	8	9	A	B	C	D	E	F	0	1	2	3
0_B	1_B	1_B	0_B				6	7	8	9	A	B	C	D	E	F	0	1	2	3	4	5
1_B	0_B	0_B	0_B	wrap	seq	16	8	9	A	B	C	D	E	F	0	1	2	3	4	5	6	7
1_B	0_B	1_B	0_B				A	B	C	D	E	F	0	1	2	3	4	5	6	7	8	9
1_B	1_B	0_B	0_B				C	D	E	F	0	1	2	3	4	5	6	7	8	9	A	B
1_B	1_B	1_B	0_B				E	F	0	1	2	3	4	5	6	7	8	9	A	B	C	D
x	x	x	0_B		int		\multicolumn{16} illegal (not allowed)															
x	x	x	0_B	nw	any		\multicolumn{16} illegal (not allowed)															

Notes:
1. C0 input is not present on CA bus. It is implied zero.
2. For BL=4, the burst address represents C1~C0.
3. For BL=8, the burst address represents C2~C0.
4. For BL=16, the burst address represents C3~C0.
5. For no-wrap, BL4, the burst must not cross the page boundary or the sub-page boundary.The variabley can start at any address with C0 equal to 0, but must not start at any address shown below

Non-Wrap Restrictions

Width	64Mb	128Mb/256Mb	512Mb/1Gb/2Gb	4Gb/8Gb
\multicolumn{5} Cannot cross full page boundary				
X16	FE, FF, 00, 01	1FE, 1FF, 000, 001	3FE, 3FF, 000, 001	7FE, 7FF, 000, 001
X32	7E, 7F, 00, 01	FE, FF, 00, 01	1FE, 1FF, 000, 001	3FE, 3FF, 000, 001
\multicolumn{5} Cannot cross sub-page boundary				
X16	7E, 7F, 80, 81	0FE, 0FF, 100, 101	1FE, 1FF, 200, 201	3FE, 3FF, 400, 401
X32	none	none	None	none

Note: Non-wrap BL=4 data orders shown are prohibited.

MR2_Device Feature 2 (MA<7:0> = 02$_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
(RFU)				RL & WL				
OP<3:0>		RL & WL (Read Latency & Write Latency)			Write-only			0001$_B$: RL3 / WL1 (default) 0010$_B$: RL4 / WL2 0011$_B$: RL5 / WL2 0100$_B$: RL6 / WL3 0101$_B$: RL7 / WL4 0110$_B$: RL8 / WL4 All others: reserved

MR3_I/O Configuration 1 (MA<7:0> = 03$_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
(RFU)				DS				
OP<3:0>		DS (Drive Strength)			Write-only			0000$_B$: reserved 0001$_B$: 34.3 ohm typical 0010$_B$: 40.0 ohm typical (default) 0011$_B$: 48.0 ohm typical 0100$_B$: 60.0 ohm typical 0101$_B$: reserved 0110$_B$: 80.0 ohm typical 0111$_B$: 120.0 ohm typical All others: reserved

MR4_Device Temperature (MA<7:0> = 04$_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
TUF	(RFU)				SDRAM Refresh Rate			
OP<2:0>		SDRAM Refresh Rate			Read-only			000$_B$: Reserved 001$_B$: Reserved 010$_B$: 2 x tREFI 011$_B$: 1 x tREFI 100$_B$: Reserved

			101$_B$: 0.25 x tREFI, set to 85°C, do not derate SDRAM timing
			110$_B$: 0.25 x tREFI, set to 95°C, derate SDRAM AC timing
			111$_B$: temp > 105C, set to 105°C, stall
OP7	TUF (Temperature Update Flag)	Read-only	0$_B$: OP <2:0> value has not changed since last read of MR4.
			1$_B$: OP <2:0> value has changed since last read of MR4.

Notes:
1. A Mode Register Read from MR4 will reset OP7 to "0".
2. OP7 is reset to "0" at power-up.
3. If OP2 equals "1", the device temperature is greater than 85C.
4. OP7 is set to "1", if OP2~OP0 has changed at any time since the last read of MR4.
5. LPDDR2 might not operate properly when OP<2:0> = 000B or 111B.
6. For specified operating temperature range and maximum operating temperature.
7. LPDDR2 devices must be derated by adding 1.875ns to the following core timing parameters: tRCD, tRC, tRAS, tRP, and tRRD. The tDQSCK parameter must be derated Prevailing clock frequency specifications and related setup and hold timings remain unchanged.
8. The recommended frequency for reading MR4 is provided in "Temperature Sensor"

MR5_Basic Configuration 1 (MA<7:0> = 05$_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
LPDDR2 Manufacturer ID								
OP<7:0>		Manufacturer ID			Read-only			1111 1101B: ISSI All Others : Reserved

MR6_Basic Configuration 2 (MA<7:0> = 06$_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Revision ID1								
OP<7:0>		Revision ID1			Read-only			00000000$_B$: A-version

MR7_Basic Configuration 3 (MA<7:0> = 07$_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Revision ID2								
OP<7:0>		Revision ID2			Read-only			00000000$_B$: A-version

MR8_Basic Configuration 4 (MA<7:0> =08$_H$):

OP7	OP6	OP5	OP4O	OP3	OP2	OP1	OP0
I/O width		Density				Type	

OP<1:0>	Type	Read-only	00$_B$:S4 SDRAM
			01$_B$: Reserved
			10$_B$: Reserved
			11$_B$: Reserved
OP<5:0>	Density	Read-only	0000$_B$: 64Mb (Reserved)
			0001$_B$: 128Mb (Reserved)
			0010$_B$: 256Mb (Reserved)
			0011$_B$: 512Mb (Reserved)
			0100$_B$: 1Gb (Reserved)
			0101$_B$: **2Gb**
			0110$_B$: 4Gb (Reserved)
			0111$_B$: 8Gb (Reserved)
			1000$_B$: 16Gb (Reserved)
			1001$_B$: 32Gb (Reserved)
			All others: Reserved
OP<7:6>	I/O width	Read-only	00$_B$: x32
			01$_B$: x16
			10$_B$: x8 (Reserved)
			11$_B$: not used

MR9_Test Mode (MA<7:0> =09$_H$):

OP7	OP6	OP5	OP4O	OP3	OP2	OP1	OP0
Vendor-specific Test Mode							

MR10_Calibration (MA<7:0> = 0A$_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
			Calibration Code					
OP<7:0>		Calibration Code				Write-only		0xFF: Calibration command after initialization 0xAB: Long calibration 0x56: Short calibration 0xC3: ZQ Reset All others: Reserved

Notes:
1. Host processor shall not write MR10 with "Reserved" values.
2. LPDDR2 devices shall ignore calibration command, when a "Reserved" values is written into MR10.
3. See AC timing table for the calibration latency.
4. If ZQ is connected to VSSCA through RZQ, either the ZQ calibration function (see "MRW ZQ Calibration Command") or default calibration (through the ZQ RESET command) is supported. If ZQ is connected to VDDCA, the device operates with default calibration,and ZQ calibration commands are ignored. In both cases, the ZQ connection must not change after power is supplied to the device.
5. Devices that do not support calibration ignore the ZQ calibration command.

MR11:15_(Reserved) (MA<7:0> = 0B$_H$- 0F$_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
			RFU					

MR16_PASR_Bank Mask (MA<7:0> = 010$_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
			Bank Mask (8-Bank)					
OP<7:0>	Bank Mask Code				Write-only			0$_B$: refresh enable to the bank (=unmasked, default) 1$_B$: refresh blocked (=masked)

OP	Bank Mask	8 Bank
0	XXXXXXX1	Bank 0
1	XXXXXX1X	Bank 1
2	XXXXX1XX	Bank 2
3	XXXX1XXX	Bank 3
4	XXX1XXXX	Bank 4
5	XX1XXXXX	Bank 5
6	X1XXXXXX	Bank 6
7	1XXXXXXX	Bank 7

MR17_PASR_Segment Mask (MA<7:0> = 011$_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
			Segment Mask					
OP<7:0>	Segment Mask Code				Write-only			0$_B$: refresh enable to the segment(=unmasked, default) 1$_B$: refresh blocked (=masked)

Segment	OP	Bank Mask	2Gb, 4Gb R13:11
0	0	XXXXXXX1	000$_B$
1	1	XXXXXX1X	001$_B$
2	2	XXXXX1XX	010$_B$
3	3	XXXX1XXX	011$_B$
4	4	XXX1XXXX	100$_B$
5	5	XX1XXXXX	101$_B$
6	6	X1XXXXXX	110$_B$
7	7	1XXXXXXX	111$_B$

Note: This table indicates the range of row addresses in each masked segment. X is don't care for a particular segment.

MR18:19_(Reserved) (MA<7:0> = 012$_H$- 013$_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
RFU								

MR20:31_(Do Not Use) (MA<7:0> = 014$_H$- 01F$_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Do Not Use								

MR32_ (Calibration Pattern "A") (MA<7:0> = 020$_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Calibration Pattern "A"								

	Bit Time 0	Bit Time 1	Bit Time 2	Bit Time 3
DQ outputs pattern A	1	0	1	0

MR33:39_(Do Not Use) (MA<7:0> = 021$_H$- 027$_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Do Not Use								

MR40_(Calibration Pattern "B") (MA<7:0> = 028$_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Calibration Pattern "B"								

	Bit Time 0	Bit Time 1	Bit Time 2	Bit Time 3
DQ outputs pattern B	0	0	1	1

MR41:47_(Do Not Use) (MA<7:0> = 029$_H$- 02F$_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Do Not Use								

MR48:62_(Reserved) (MA<7:0> = 030_H- 03E_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
RFU								

MR63_Reset (MA<7:0> = 03F_H): MRW only

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
X								

Note: For additional information on MRW RESET, see "Mode Register Write Command" on Timing Spec.

MR64:126_(Reserved) (MA<7:0> = 040_H- 07E_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
RFU								

MR127_(Do Not Use) (MA<7:0> = 07F_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Do Not Use								

MR128:190_(Reserved for Vendor Use) (MA<7:0> = 080_H- 0BE_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
RFU								

MR191_(Do Not Use) (MA<7:0> = 0BF_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Do Not Use								

MR192:254_(Reserved for Vendor Use) (MA<7:0> = 0C0$_H$- 0FE$_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
RFU								

MR255_(Do Not Use) (MA<7:0> = 0FF$_H$):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
Do Not Use								

Truth Tables

Truth tables provide complementary information to the state diagram. They also clarify device behavior and applicable restrictions when considering the actual state of the banks.

Unspecified operations and timings are illegal. To ensure proper operation after an illegal event, the device must be powered down and then restarted using the specified initialization sequence before normal operation can continue.

Command Truth Table

Table 49: Command Truth Table

Notes 1–11 apply to all parameters conditions

| Command | Command Pins | | | CA Pins | | | | | | | | | | CK Edge |
| | CKE | | | | | | | | | | | | | |
	CK(n-1)	CK(n)	CS#	CA0	CA1	CA2	CA3	CA4	CA5	CA6	CA7	CA8	CA9	
MRW	H	H	L	L	L	L	L	MA0	MA1	MA2	MA3	MA4	MA5	⤒
	H	H	X	MA6	MA7	OP0	OP1	OP2	OP3	OP4	OP5	OP6	OP7	⤓
MRR	H	H	L	L	L	L	H	MA0	MA1	MA2	MA3	MA4	MA5	⤒
	H	H	X	MA6	MA7	X								⤓
REFRESH (per bank)	H	H	L	L	L	H	L	X						⤒
	H	H	X	X										⤓
REFRESH (all banks)	H	H	L	L	L	H	H	X						⤒
	H	H	X	X										⤓
Enter self refresh	H	L	L	L	L	H	X							⤒
	X	L	X	X										⤓
ACTIVATE (bank)	H	H	L	L	H	R8	R9	R10	R11	R12	BA0	BA1	BA2	⤒
	H	H	X	R0	R1	R2	R3	R4	R5	R6	R7	R13	R14	⤓
WRITE (bank)	H	H	L	H	L	L	RFU	RFU	C1	C2	BA0	BA1	BA2	⤒
	H	H	X	AP	C3	C4	C5	C6	C7	C8	C9	C10	C11	⤓
READ (bank)	H	H	L	H	L	H	RFU	RFU	C1	C2	BA0	BA1	BA2	⤒
	H	H	X	AP	C3	C4	C5	C6	C7	C8	C9	C10	C11	⤓
PRECHARGE (bank)	H	H	L	H	H	L	H	AB	X	X	BA0	BA1	BA2	⤒
	H	H	X	X										⤓
BST	H	H	L	H	H	L	L	X						⤒
	H	H	X	X										⤓
Enter DPD	H	L	L	H	H	L	X							⤒
	X	L	X	X										⤓
NOP	H	H	L	H	H	H	X							⤒
	H	H	X	X										⤓
Maintain PD, SREF, DPD, (NOP)	L	L	L	H	H	H	X							⤒
	L	L	X	X										⤓