

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









4M x 32Bits x 4Banks Mobile DDR SDRAM

Description

The IS43/46LR32160B is 536,870,912 bits CMOS Mobile Double Data Rate Synchronous DRAM organized as 4 banks of 4,194,304 words x 32 bits. This product uses a double-data-rate architecture to achieve high-speed operation. The Data Input/ Output signals are transmitted on a 32-bit bus. The double data rate architecture is essentially a 2N prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. This product offers fully synchronous operations referenced to both rising and falling edges of the clock. The data paths are internally pipelined and 2n-bits prefetched to achieve very high bandwidth. All input and output voltage levels are compatible with LVCMOS.

Features

- · JEDEC standard 1.8V power supply.
- VDD = 1.8V, VDDQ = 1.8V
- · Four internal banks for concurrent operation
- · MRS cycle with address key programs
 - CAS latency 2, 3 (clock)
 - Burst length (2, 4, 8, 16)
 - Burst type (sequential & interleave)
- · Fully differential clock inputs (CK, /CK)
- All inputs except data & DM are sampled at the rising edge of the system clock
- Data I/O transaction on both edges of data strobe
- Bidirectional data strobe per byte of data (DQS)
- · DM for write masking only
- · Edge aligned data & data strobe output
- · Center aligned data & data strobe input

- 64ms refresh period (8K cycle)
- · Auto & self refresh
- Concurrent Auto Precharge
- · Maximum clock frequency up to 166MHZ
- · Maximum data rate up to 333Mbps/pin
- · Power Saving support
 - PASR (Partial Array Self Refresh)
 - Auto TCSR (Temperature Compensated Self Refresh)
 - Deep Power Down Mode
 - Programmable Driver Strength Control by Full Strength or 1/2, 1/4, 1/8 of Full Strength
- · LVCMOS compatible inputs/outputs
- Packages:
 - 90-Ball BGA
 - -152-Ball PoP BGA


Copyright © 2011 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

- a.) the risk of injury or damage has been minimized;
- b.) the user assume all such risks; and
- c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



Figure 1: 90 Ball FBGA Ball Assignment



[Top View]



Figure 2: 152-Ball VFBGA Ball Assignment

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	_
Α	NC	NC	(V _{DDQ}	(DM1)	DQ13	DQ15	V _{SSQ}	(DQ10)	DQ12	DQ16	DQ19	СК	V _{SS}	DM2	V _{DDQ}	(DQ21)	DQ20	(DM3)	DQS3	NC	NC	A
В	NC	(NC)	(DQ6)	(DQ7)	VDDQ	(DQ9)	DQ14	DQS1	(DQ11)	(DQ8)	DQ17	DQ18	СК#	V _{SSO}	DQS2	(V_{DD})	DQ23	D022	DQ28	(NC)	NC	В
С	Vsso	(DQS0)																		DQ24	DQ26	С
D	(DQ3)	(DQ5)																		DQ25	D029	D
E	DQO	(DQ1)																		DQ27	DQ31	E
F	V _{SSO}	V _{DDQ}																		Vssq	V _{DDQ}	F
G	DQ4	(DQ2)																		(AO)	DQ30	G
н	(DMO)	V _{SS}																		V _{SS}	V _{DD}	н
J	V _{DD}	NC																		(A2)	A3	J
K	NC	NC																		(A1)	(A9)	к
L	NC	NC																		V _{DDQ}	Vsso	L
М	NC)	V _{SS}																		(A7)	A6	М
N	(NC)	(NCI)																		(A8)	(A11)	N
Р	(NC)	NC																		(V _{SS})		Р
R	(NC)	(v _{ss})																		(A5)	(A12 ²)	R
Т	(NC)	(NCI)																		(RFU)	(CS#)	Т
U	(NC)	(NC)																		CASH	(A4)	U
V	(NC)	(NC)																		(BA1)	(RAS#)	V
W	(NC)	(NC)										\bigcirc								(V _{SSO})	(V _{DDQ})	w
Y	DNU	(NC)	(NC)	(NC)	(NC)	(V _{SS})	(NCI)	(NC)	(NC)	(NC)	(V _{SS})	RFU	RFU	(V _{DD})	(CKE)	(A10)	(V _{SS})	(WE#)	V _{SSQ}	(NC)	DNU	Y
AA	(NC)	(NC)	(NC)	(NC)	(NC)	(NC1)	(v _{ss})	(NC)	(NC)	(NC)	(V _{DD})	(NC)	(V _{SS})	(V _{DDQ}	RFU	V _{SSQ}	(V _{DD})	(BAO)	(V _{DDQ})	(NC)	(NC)	AA
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	

[Top View]

Notes:

- 1. Although not bonded to the die, these pins may be connected on the package substrate.
- 2. A12 (R21) is used for 1Gb (32Mx32) and 512Mb (16Mx32). A12 becomes No Connect (NC) for 256Mb (8Mx32).



Table2: Pin Descriptions

Symbol	Туре	Function	Descriptions
CK, /CK	Input	System Clock	The system clock input. CK and /CK are differential clock inputs. All address and control input signals are registered on the crossing of the rising edge of CK and falling edge of /CK. Input and output data is referenced to the crossing of CK and /CK.
CKE	Input	Clock Enable	CKE is clock enable controls input. CKE HIGH activates, and CKE LOW deactivates internal clock signals, and device input buffers and output drivers. CKE is synchronous for all functions except for SELF REFRESH EXIT, which is achieved asynchronously.
/CS	Input	Chip Select	/CS enables (registered Low) and disables (registered High) the command decoder. All commands are masked when /CS IS REGISTERED high. /CS provides for external bank selection on systems with multiple banks. /CS is considered part of the command code.
BA0, BA1	Input	Bank Address	BA0 and BA1 define to which bank an ACTIVE, READ, WRITE, or PRECHARGE command is being applied. BA0 and BA1 also determine which mode register (standard mode register or extended mode register) is loaded during a LOAD MODE REGISTER command.
A0~ A12	Input	Address	Row Address : RA0~ RA12 Column Address : CA0~ CA8 Auto Precharge : A10
/RAS, /CAS, /WE	Input	Row Address Strobe, Column Address Strobe, Write Enable	/RAS, /CAS and /WE define the operation. Refer function truth table for details.
DM0~ DM3	Input	Data Input Mask	DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with that input data during a WRITE access. DM is sampled on both edges of DQS. Although DM balls are input-only.
DQ0~ DQ31	In/Output	Data Input/Output	Data input/output pin.
DQS0~DQS3	In/Output	Data Input/Output Strobe	Output with read data, input with write data. DQS is edgealigned with read data, centered in write data. Data strobe is used to capture data.
VDD	Supply	Power Supply	Power supply
VSS	Supply	Ground	Ground
VDDQ	Supply	DQ Power Supply	Power supply for DQ
VSSQ	Supply	DQ Ground	Ground for DQ
NC	NC	No Connection	No connection.



Figure 3: Functional Block Diagram







Figure 4: Simplified State Diagram



ACT = Active

BST = Burst

CKEL = Enter Power- Down

CKEH = Exit Power-Down

DPDS = Enter Deep Power-Down

DPDSX = Exit Deep Power- Down

EMRS = Ext. Mode Reg. Set

MRS = Mode Register Set

PRE = Precharge

PREALL= Precharge All Banks

REFA = Auto Refresh

REFS = Enter Self Refresh

REFSX = Exit Self Refresh

READ = Read w/o Auto Precharge

READ A = Read with Auto Precharge

WRITE = Write w/o Auto Precharge

WRITE A = Write with Auto Precharge

0

0 1

1

0

8

16

Reserved

Reserved

Reserved

8


16

Reserved

Reserved

Reserved





Note: M14(BA1) = 0 and M13(BA0) = 0 to select Mode Register

0 0

0

1 0

Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 3.

Reserved

Reserved

Reserved

Reserved




Table3: Burst Definition

Dunet Landt	Start	ting Col	umn Ad	dress	Order of Access	s within a Burst
Burst Length	А3	A2	A 1	A0	Sequential Mode	Interleave Mode
2	Х	Х	Х	0	0-1	0-1
2	Х	х	х	1	1-0	1-0
	Х	Х	0	0	0-1-2-3	0-1-2-3
4	Х	Х	0	1	1-2-3-0	1-0-3-2
7	Х	Х	1	0	2-3-0-1	2-3-0-1
	Х	Х	1	1	3-0-1-2	3-2-1-0
	Х	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7
	Х	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6
	х	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5
8	х	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4
8	х	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3
	х	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2
	х	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1
	х	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0
	0	0	0	0	0-1-2-3-4-5-6-7-8-9-10-11-12-13-14-15	0-1-2-3-4-5-6-7-8-9-10-11-12-13-14-15
	0	0	0	1	1-2-3-4-5-6-7-8-9-10-11-12-13-14-15-0	1-0-3-2-5-4-7-6-9-8-11-10-13-12-15-14
	0	0	1	0	2-3-4-5-6-7-8-9-10-11-12-13-14-15-0-1	2-3-0-1-6-7-4-5-10-11-8-9-14-15-12-13
	0	0	1	1	3-4-5-6-7-8-9-10-11-12-13-14-15-0-1-2	3-2-1-0-7-6-5-4-11-10-9-8-15-14-13-12
	0	1	0	0	4-5-6-7-8-9-10-11-12-13-14-15-0-1-2-3	4-5-6-7-0-1-2-3-12-13-14-15-8-9-10-11
	0	1	0	1	5-6-7-8-9-10-11-12-13-14-15-0-1-2-3-4	5-4-7-6-1-0-3-2-13-12-15-14-9-8-11-10
	0	1	1	0	6-7-8-9-10-11-12-13-14-15-0-1-2-3-4-5	6-7-4-5-2-3-0-1-14-15-12-13-10-11-8-9
	0	1	1	1	7-8-9-10-11-12-13-14-15-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0-15-14-13-12-11-10-9-8
16	1	0	0	0	8-9-10-11-12-13-14-15-0-1-2-3-4-5-6-7	8-9-10-11-12-13-14-15-0-1-2-3-4-5-6-7
	1	0	0	1	9-10-11-12-13-14-15-0-1-2-3-4-5-6-7-8	9-8-11-10-13-12-15-14-1-0-3-2-5-4-7-6
	1	0	1	0	10-11-12-13-14-15-0-1-2-3-4-5-6-7-8-9	10-11-8-9-14-15-12-13-2-3-0-1-6-7-4-5
	1	0	1	1	11-12-13-14-15-0-1-2-3-4-5-6-7-8-9-10	11-10-9-8-15-14-13-12-3-2-1-0-7-6-5-4
	1	1	0	0	12-13-14-15-0-1-2-3-4-5-6-7-8-9-10-11	12-13-14-15-8-9-10-11-4-5-6-7-0-1-2-3
	1	1	0	1	13-14-15-0-1-2-3-4-5-6-7-8-9-10-11-12	13-12-15-14-9-8-11-10-5-4-7-6-1-0-3-2
	1	1	1	0	14-15-0-1-2-3-4-5-6-7-8-9-10-11-12-13	14-15-12-13-10-11-8-9-6-7-4-5-2-3-0-1
	1	1	1	1	15-0-1-2-3-4-5-6-7-8-9-10-11-12-13-14	15-14-13-12-11-10-9-8-7-6-5-4-3-2-1-0

- 1. For a burst length of two, A1-A8 select the block of two burst; A0 selects the starting column within the block.
- 2. For a burst length of four, A2-A8 select the block of four burst; A0-A1 select the starting column within the block.
- 3. For a burst length of eight, A3-A8 select the block of eight burst; A0-A2 select the starting column within the block.
- 4. For a burst length of sixteen, A4-A8 select the block of eight burst; A0-A3 select the starting column within the block.
- 5. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.





E6	E 5	Driver Strength
0	0	Full Strength
0	1	1/2 Strength
1	0	1/4 Strength
1	1	1/8 Strength

			·			
E2	E1	E0	Self Refresh Coverage			
0	0	0	Four Banks			
0	0	1	vo Bank (BA1=0)			
0	1	0	One Bank (BA1=BA0=0)			
0	1	1	Reserved			
1	0	0	Reserved			
1	0	1	Reserved			
1	1	0	Reserved			
1	1	1	Reserved			

Note: E14(BA1) = 1 and E13(BA0) = 0 to select Extended Mode Register



Functional Description

The 512Mb Mobile DDR SDRAM is a high-speed CMOS, dynamic random-access memory containing 536,870,912-bits. It is internally configured as a quad-bank DRAM. The 512Mb Mobile DDR SDRAM uses a double data rate architecture to achieve high speed operation. The double data rate architecture is essentially a 2n-prefetch architecture, with an interface designed to transfer two data words per clock cycle at the I/O balls, single read or write access for the 512Mb Mobile DDR SDRAM consists of a single 2n-bit wide, one-clock-cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O balls.

Read and Write accesses to the Mobile DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0-A12 select the row). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

It should be noted that the DLL signal that is typically used on standard DDR devices is not necessary on the Mobile DDR SDRAM. It has been omitted to save power.

Prior to normal operation, the Mobile DDR SDRAM must be powered up and initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

Power up and Initialization


Mobile DDR SDRAM must be powered up and initialized in a predefined manner. Power must be applied to VDD and VDDQ (simultaneously). After power up, an initial pause of 200 usec is required. And a precharge all command will be issued to the Mobile DDR. Then, 2 or more Auto refresh cycles will be provided. After the Auto refresh cycles are completed, a Mode Register Set(MRS) command will be issued to program the specific mode of operation (Cas Latency, Burst length, etc.) And a Extended Mode Register Set(EMRS) command will be issued to Partial Array Self Refresh(PASR). The following these cycles, the Mobile DDR SDRAM is ready for normal operation. To ensure device functionality, there is a predefined sequence that must occur at device power up or if there is any interruption of device power.

To properly initialize the Mobile DDR SDRAM, this sequence must be followed:

- 1. To prevent device latch-up, it is recommended the core power (VDD) and I/O power (VDDQ) be from the same power source and brought up simultaneously. If separate power sources are used, VDD must lead VDDQ.
- 2. Once power supply voltages are stable and the CKE has been driven HIGH, it is safe to apply the clock.
- 3. Once the clock is stable, a 200µs (minimum) delay is required by the Mobile DDR SDRAM prior to applying an executable command. During this time, NOP or DESELECT commands must be issued on the command bus.
- 4. Issue a PRECHARGE ALL command.
- 5. Issue NOP or DESELECT commands for at least tRP time.
- 6. Issue an AUTO REFRESH command followed by NOP or DESELECT commands for at least tRFC time. Issue a second AUTO REFRESH command followed by NOP or DESELECT commands for at least tRFC time. As part of the individualization sequence, two AUTO REFRESH commands must be issued. Typically, both of these commands are issued at this stage as described above.
- 7. Using the LOAD MODE REGISTER command, load the standard mode register as desired.
- 8. Issue NOP or DESELECT commands for at least tMRD time.
- 9. Using the LOAD MODE REGISTER command, load the extended mode register to the desired operating modes. Note that the order in which the standard and extended mode registers are programmed is not critical.
- 10. Issue NOP or DESELECT commands for at least tMRD time.
- 11. The Mobile DDR SDRAM has been properly initialized and is ready to receive any valid command.



Figure 7: Power up sequence



- PCG = PRECHARGE command, MRS = LOAD MODE REGISTER command, AREF = AUTOREFRESH command, ACT = ACTIVE command, RA = Row address, BA = Bank address.
- 2. NOP or DESELECT commands are required for at least 200 μ s.
- 3. Other valid commands are possible.
- 4. NOPs or DESELECTs are required during this time.
- 5. Two clocks at minimum.



Mode Register

The mode register is used to define the specific mode of operation of the Mobile DDR SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency. The mode register is programmed via the LOAD MODE REGISTER command and will retain the stored information until programmed again, the device goes into deep power-down mode, or the device loses power.

Mode register bits A0-A2 specify the burst length, A3 specifies the type of burst (sequential or interleaved), A4-A6 specify the CAS latency, and A7-A12 should be set to zero. BA0 and BA1 must be zero to access the mode register.

The mode register must be loaded when all banks are idle, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

Burst Length

Read and write accesses to the Mobile DDR SDRAM are burst oriented, with the burst length being programmable, as shown in Figure (Mode Register Set Definition). The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 2, 4, 8 or 16 are available for both the sequential and the interleaved burst types.


Reserved states should not be used, as unknown operation or incompatibility with future versions may result. When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1-A8 when the burst length is set to two; by A2-A8 when the burst length is set to four; by A3-A8 when the burst length is set to eight; and by A4-A8 when the burst length is set to sixteen. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both READ and WRITE bursts.

CAS Latency

The CAS latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output data. The latency can be set to 2, 3 clocks, as shown in Figure (Standard Mode Register Definition).

For CL = 3, if the READ command is registered at clock edge n, then the data will be available at (n + 2 clocks + tAC). For CL = 2, if the READ command is registered at clock edge n, then the data will be available at (n + 1 clock + tAC).

Figure 8 : CAS Latency (BL= 4)





Extended Mode Register

The Extended Mode Register controls the functions beyond those controlled by the Mode Register. These additional functions are special features of the Mobile DDR SDRAM. They include Partial Array Self Refresh (PASR) and Driver Strength (DS).

The Extended Mode Register is programmed via the Mode Register Set command (BA0=0, BA1=1) and retains the stored information until programmed again, the device goes into deep power-down mode, or the device loses power.

The Extended Mode Register must be programmed with A7 through A12 set to "0". The Extended Mode Register must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements results in unspecified operation.

Partial Array Self Refresh

For further power savings during SELF REFRESH, the PASR feature allows the controller to select the amount of memory that will be refreshed during SELF REFRESH. The refresh options are as follows:

Full array: banks 0, 1, 2, and 3
Half array: banks 0 and 1
Quarter array: bank 0

WRITE and READ commands can still occur during standard operation, but only the selected banks will be refreshed during SELF REFRESH. Data in banks that are disabled will be lost.

Output Driver Strength

Because the Mobile DDR SDRAM is designed for use in smaller systems that are mostly point to point, an option to control the drive strength of the output buffers is available. Drive strength should be selected based on the expected loading of the memory bus. Bits A5 and A6 of the extended mode register can be used to select the driver strength of the DQ outputs. There are four allowable settings for the output drivers.

Temperature Compensated Self Refresh

In the Mobile DDR SDRAM, a temperature sensor is implemented for automatic control of the self refresh oscillator on the device.

Temperature Compensated Self Refresh allows the controller to program the Refresh interval during SELF REFRESH mode, according to the case temperature of the Mobile SDRAM device. This allows great power savings during SELF REFRESH during most operating temperature ranges. Only during extreme temperatures would the controller have to select a TCSR level that will guarantee data during SELF REFRESH. Every cell in the DRAM requires refreshing due to the capacitor losing its charge over time. The refresh rate is dependent on temperature. At higher temperatures a capacitor loses charge quicker than at lower temperatures, requiring the cells to be refreshed more often.

Historically, during Self Refresh, the refresh rate has been set to accommodate the worst case, or highest temperature range expected.

Thus, during ambient temperatures, the power consumed during refresh was unnecessarily high, because the refresh rate was set to

Thus, during ambient temperatures, the power consumed during refresh was unnecessarily high, because the refresh rate was set to accommodate the higher temperatures.

This temperature compensated refresh rate will save power when the DRAM is operating at normal temperatures. It is not supported for any temperature grade with TA above $+85^{\circ}C$.



Commands

The following COMMANDS Truth Table and DM Operation Truth Table provide quick reference of available commands. This is followed by a written description of each command.

Deselect

The DESELECT function (/CS HIGH) prevents new commands from being executed by the Mobile DDR SDRAM. The Mobile DDR SDRAM is effectively deselected. Operations already in progress are not affected.

NO Operation (NOP)

The NO OPERATION (NOP) command is used to instruct the selected DDR SDRAM to perform a NOP (/CS = LOW, /RAS = /CAS = /WE = HIGH). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

Active

The ACTIVE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A12 selects the row. This row remains active (or open) for accesses until a PRECHARGE command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.

Read

The READ command is used to initiate a burst read access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A8 selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the READ burst; if auto precharge is not selected, the row will remain open for subsequent accesses.

Write

The WRITE command is used to initiate a burst write access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-A8 selects the starting column location. The value on input A10 determines whether or not auto precharge is used. If auto precharge is selected, the row being accessed will be precharged at the end of the WRITE burst; if auto precharge is not selected, the row will remain open for subsequent accesses. Input data appearing on the DQs is written to the memory array subject to the DM input logic level appearing coincident with the data. If a given DM signal is registered LOW, the corresponding data will be written to memory; if the DM signal is registered HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location.

Precharge

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access a specified time (tRP) after the precharge command is issued. Except in the case of concurrent auto precharge, where a READ or WRITE command to a different bank is allowed as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. Otherwise BA0, BA1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command will be treated as a NOP if there is no open row in that bank (idle state), or if the previously open row is already in the process of precharging.



Auto Precharge

Auto precharge is a feature which performs the same individual-bank precharge function described above, but without requiring an explicit command. This is accomplished by using A10 to enable auto precharge in conjunction with a specific READ or WRITE command. A precharge of the bank/row that is addressed with the READ or WRITE command is automatically performed upon completion of the READ or WRITE burst. Auto precharge is nonpersistent in that it is either enabled or disabled for each individual READ or WRITE command. This device supports concurrent auto precharge if the command to the other bank does not interrupt the data transfer to the current bank. Auto precharge ensures that the precharge is initiated at the earliest valid stage within a burst. This "earliest valid stage" is determined as if an explicit PRECHARGE command was issued at the earliest possible time, without violating tRAS (MIN). The user must not issue another command to the same bank until the precharge time (tRP) is completed.

Burst Terminate

The BURST TERMINATE command is used to truncate READ bursts (with auto precharge disabled). The most recently registered READ command prior to the BURST TERMINATE command will be truncated. The open page which the READ burst was terminated from remains open.

Auto Refresh

AUTO REFRESH is used during normal operation of the Mobile DDR SDRAM and is analogous to /CAS-BEFORE-/RAS (CBR) REFRESH in FPM/EDO DRAMs. This command is nonpersistent, so it must be issued each time a refresh is required. The addressing is generated by the internal refresh controller. This makes the address bits a "Don't Care" during an AUTO REFRESH command. The 512Mb Mobile DDR SDRAM requires AUTO REFRESH cycles at an average interval of TREFI (maximum). To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided.

Although not a JEDEC requirement, to provide for future functionality features, CKE must be active (HIGH) during the auto refresh period. The auto refresh period begins when the AUTO REFRESH command is registered and ends tRFC later.

Self Refresh

The SELF REFRESH command can be used to retain data in the Mobile DDR SDRAM, even if the rest of the system is powered down. When in the self refresh mode, the Mobile DDR SDRAM retains data without external clocking. The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE is disabled (LOW). All command and address input signals except CKE are "Don't Care" during SELF REFRESH.

During SELF REFRESH, the device is refreshed as identified in the external mode register (see PASR setting). For a the full array refresh, all four banks are refreshed simultaneously with the refresh frequency set by an internal self refresh oscillator. This oscillator changes due to the temperature sensors input. As the case temperature of the Mobile DDR SDRAM increases, the oscillation frequency will change to accommodate the change of temperature. This happens because the DRAM capacitors lose charge faster at higher temperatures. To ensure efficient power dissipation during self refresh, the oscillator will change to refresh at the slowest rate possible to maintain the devices data. The procedure for exiting SELF REFRESH requires a sequence of commands. First, Clock must be stable prior to CKE going back HIGH. Once CKE is HIGH, the Mobile DDR SDRAM must have NOP commands issued for tXSR is required for the completion of any internal refresh in progress. The SELF REFRESH command is not applicable for operation with Ta > 85°C.

Deep Power-down

Deep Power Down is an operating mode to achieve maximum power reduction by eliminating the power of the whole memory array of the devices. Data in the array and in the mode and extended mode registers will not be retained once the device enters Deep Power Down Mode. This mode is entered by having all banks idle then /CS and /WE held low with /RAS and /CAS held high at the rising edge of the clock, while CKE is low. This mode is exited by asserting CKE high. After applying NOP commands for 200 µs, the Power Up and Initialization sequence must be followed.



Table4: Command Truth Table

Function	/ CS	/ RAS	/ CAS	/ WE	ВА	A10/ AP	ADDR	Note
DESELECT (NOP)	Н	Х	Х	Х	Х	Х	Х	2
NO OPERATION (NOP)	L	Н	Н	Н	Х	Х	Х	2
ACTIVE (Select Bank and activate Row)	L	L	Н	Н	٧	Row	Row	
READ (Select bank and column and start read burst)	L	Н	L	Н	٧	L	Col	
READ with AP (Read Burst with Auto recharge)	L	Н	L	Н	٧	Н	Col	3
WRITE (Select bank and column and start write burst)	L	Н	L	L	٧	L	Col	
WRITE with AP (Write Burst with Auto recharge)	L	Н	L	L	٧	Н	Col	3
BURST TERMINATE or enter DEEP POWER DOWN	L	Н	Н	L	Х	Х	Х	4,5
PRECHARGE (Deactivate Row in selected bank)	L	L	Н	L	٧	L	Х	6
PRECHARGE ALL (Deactivate rows in all banks)	L	L	Н	L	Х	Н	Х	6
AUTO REFRESH or enter SELF REFRESH	L	L	L	Н	Х	Х	Х	7,8,9
MODE REGISTER SET	L	L	L	L	٧	Op_Co	ode	10

Table5: DM Truth Table

Function	DM	DQ	Note
Write Enable	L	Valid	11
Write Inhibit	Н	Х	11

Note:

- 1. All states and sequences not shown are illegal or reserved.
- 2. DESLECT and NOP are functionally interchangeable.
- 3. Autoprecharge is non-persistent. A10 High enables Autoprecharge, while A10 Low disables Autoprecharge
- 4. Burst Terminate applies to only Read bursts with autoprecharge disabled.
 This command is undefined and should not be used for Read with Autoprecharge enabled, and for Write bursts.
- 5. This command is BURST TERMINATE if CKE is High and DEEP POWER DOWN entry if CKE is Low.
- 6. If A10 is low, bank address determines which bank is to be precharged. If A10 is high, all banks are precharged and BA0-BA1 are don't care.
- 7. This command is AUTO REFRESH if CKE is High, and SELF REFRESH if CKE is low.
- 8. All address inputs and I/O are "don't care" except for CKE. Internal refresh counters control Bank and Row addressing.
- 9. All banks must be precharged before issuing an AUTO-REFRESH or SELF REFRESH command.
- 10. BA0 and BA1 value select between MRS and EMRS.
- 11. Used to mask write data, provided coincident with the corresponding data.
- 12. CKE is HIGH for all commands shown except SELF REFRESH and DEEP POWER-DOWN.



Table6: CKE Truth Table

CKEn-1	CKEn	Current State	COMMAND	ACTI ON n	Note
L	L	Power Down	X	Maintain Power Down	
L	L	Self Refresh	X	Maintain Self Refresh	
L	L	Deep Power Down	X	Maintain Deep Power Down	
L	Н	Power Down	NOP or DESELECT	Exit Power Down	5,6,9
L	Н	Self Refresh	NOP or DESELECT	Exit Self Refresh	5,7,10
L	Н	Deep Power Down	NOP or DESELECT	Exit Deep Power Down	5,8
Н	L	All Banks Idle	NOP or DESELECT	Precharge Power Down entry	5
н	L	Bank(s) Active	NOP or DESELECT	Active Power Down Entry	5
Н	L	All Banks Idle	AUTO REFRESH	Self Refresh Entry	
н	L	All Banks Idle	BURST TERMINATE	Enter Deep Power Down	
Н	Н		See the other Truth Ta	ables	

Note:

- 1. CKEn is the logic state of CKE at clock edge n; CKEn-1 was the state of CKE at the previous clock edge.
- 2. Current state is the state of Mobile DDR immediately prior to clock edge n.
- 3. COMMANDn is the command registered at clock edge n, and ACTIONn is the result of COMMANDn.
- 4. All states and sequences not shown are illegal or reserved.
- 5. DESELECT and NOP are functionally interchangeable.
- 6. Power Down exit time (tXP) should elapse before a command other than NOP or DESELECT is issued.
- 7. SELF REFRESH exit time (tXSR) should elapse before a command other than NOP or DESELECT is issued.
- 8. The Deep Power-Down exit procedure must be followed as discussed in the Deep Power-Down section of the Functional Description.
- 9. The clock must toggle at least one time during the tXP period.
- 10. The clock must toggle at least once during the tXSR time.



Table7: Current State BANKn Truth Table(COMMAND TO BANK n)

Course and Chada			Com	mand		Action	Note
Current State	/ CS	/ RAS	/ CAS	/ WE	Description	Action	Note
A	Н	Х	Х	Х	DESELECT(NOP)	Continue previous Operation	
Any	L	Н	Н	Н	NOP	Continue previous Operation	
	L	L	Н	Н	ACTIVE	Select and activate row	
	L	L	L	Н	AUTO REFRESH	Auto refresh	10
Idle	L	L	L	L	MODE REGISTER SET	Mode register set	10
	L	L	Н	Н	PRECHARGE	No action if bank is idle	
	L	Н	L	Н	READ	Select Column & start read burst	
Row Active	L	Н	L	L	WRITE	Select Column & start write burst	
	L	L	Н	L	PRECHARGE	Deactivate Row in bank (or banks)	4
	L	Н	L	Н	READ	Truncate Read & start new Read burst	5,6
Read	L	Н	L	L	WRITE	Truncate Read & start new Write burst	5,6,13
(without Auto recharge)	L	L	Н	L	PRECHARGE	Truncate Read, start Precharge	
	L	Н	Н	L	BURST TERMINATE	Burst terminate	11
Write	L	Н	L	Н	READ	Truncate Write & start new Read burst	5,6,12
(without Auto	L	Н	L	L	WRITE	Truncate Write & start new Write burst	5,6
precharge)	L	L	Н	L	PRECHARGE	Truncate Write, start Precharge	12

- 1. The table applies when both CKEn-1 and CKEn are HIGH, and after tXSR or tXP has been met if the previous state was Self Refresh or Power Down.
- 2. DESELECT and NOP are functionally interchangeable.
- 3. All states and sequences not shown are illegal or reserved.
- 4. This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.
- 5. A command other than NOP should not be issued to the same bank while a READ or WRITE Burst with auto precharge is enabled.
- 6. The new Read or Write command could be auto precharge enabled or auto precharge disabled.
- 7. Current State Definitions:

Idle: The bank has been precharged, and tRP has been met.

Row Active: A row in the bank has been activated, and tRCD has been met.

No data bursts/accesses and no register accesses are in progress.

Read: A READ burst has been initiated, with AUTO PRECHARGE disabled, and has not yet terminated or been terminated.

Write: a WRITE burst has been initiated, with AUTO PRECHARGE disabled, and has not yet terminated or been terminated.

8. The following states must not be interrupted by a command issued to the same bank.

DESELECT or NOP commands or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other bank are determined by its current state and Truth Table3, and according to Truth Table 4.

· Precharging: Starts with the registration of a PRECHARGE command and ends when tRP is met.

Once tRP is met, the bank will be in the idle state.

· Row Activating: Starts with registration of an ACTIVE command and ends when tRCD is met.

Once tRCD is met, the bank will be in the "row active" state.

- Read with AP Enabled: Starts with the registration of the READ command with AUTO PRECHARGE enabled and ends when tRP has been met. Once tRP has been met, the bank will be in the idle state.
- Write with AP Enabled: Starts with registration of a WRITE command with AUTO PRECHARGE enabled and ends when tRP has been met. Once tRP is met, the bank will be in the idle state.





- 9. The following states must not be interrupted by any executable command; DESELECT or NOP commands must be applied to each positive clock edge during these states.
 - · Refreshing: Starts with registration of an AUTO REFRESH command and ends when tRFC is met.

Once tRFC is met, the Mobile DDR will be in an "all banks idle" state.

- Accessing Mode Register: Starts with registration of a MODE REGISTER SET command and ends when tMRD has been met.
 Once tMRD is met, the Mobile DDR will be in an "all banks idle" state.
- Precharging All: Starts with the registration of a PRECHARGE ALL command and ends when tRP is met.

Once tRP is met, the bank will be in the idle state.

- 10. Not bank-specific; requires that all banks are idle and no bursts are in progress.
- 11. Not bank-specific. BURST TERMINATE affects the most recent READ burst, regardless of bank.
- 12. Requires appropriate DM masking.
- 13. A WRITE command may be applied after the completion of the READ burst; otherwise, a Burst terminate must be used to end the READ prior to asserting a WRITE command.



Table8 : Current State BANKn **Truth Table** (COMMAND TO BANK m)

Current State			Comi	mand		Action	Note
Current State	/ CS	/ RAS	/ CAS	/ WE	Description	Action	Note
A	Н	Х	Х	х	DESELECT(NOP)	Continue previous Operation	
Any	L	Н	Н	Н	NOP	Continue previous Operation	
Idle	Х	Х	Х	х	ANY	Any command allowed to bank m	
	L	L	Н	Н	ACTIVE	Activate Row	
Row Activating, Active,	L	Н	L	Н	READ	Start READ burst	8
or Precharging	L	Н	L	L	WRITE	Start WRITE burst	8
	L	L	Н	L	PRECHARGE	Precharge	
Read with Auto Precha rge disabled	L	L	Н	Н	ACTIVE	Activate Row	
	L	Н	L	Н	READ	State READ burst	8
	L	Н	L	L	WRITE	Start WRITE burst	8,10
	L	L	Н	L	PRECHARGE	Precharge	
	L	L	Н	Н	ACTIVE	Activate Row	
Write with Auto	L	Н	L	Н	READ	Start READ burst	8,9
precharge disabled	L	Н	L	L	WRITE	Start WRITE burst	8
	L	L	Н	L	PRECHARGE	Precharge	
	L	L	Н	Н	ACTIVE	Activate Row	
Read with Auto	L	Н	L	Н	READ	Start READ burst	5,8
Precharge	L	Н	L	L	WRITE	Start WRITE burst	5,8,10
	L	L	Н	L	PRECHARGE	Precharge	
	L	L	Н	Н	ACTIVE	Activate Row	
Write with Auto	L	Н	L	Н	READ	Start READ burst	5,8
precharge	L	Н	L	L	WRITE	Start WRITE burst	5,8
ı	L	L	Н	L	PRECHARGE	Precharge	



- 1. The table applies when both CKE*n*-1 and CKE*n* are HIGH, and after tXSR or tXP has been met if the previous state was Self Refresh or Power Down.
- 2. DESELECT and NOP are functionally interchangeable.
- 3. All states and sequences not shown are illegal or reserved.
- 4. Current State Definitions:

Idle: The bank has been precharged, and tRP has been met.

Row Active: A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress.

Read: A READ burst has been initiated, with AUTO PRECHARGE disabled, and has not yet terminated or been terminated.

Write: a WRITE burst has been initiated, with AUTO PRECHARGE disabled, and has not yet terminated or been terminated.

5. Read with AP enabled and Write with AP enabled: The read with Autoprecharge enabled or Write with Autoprecharge enabled states can be broken into two parts: the access period and the precharge period. For Read with AP, the precharge period is defined as if the same burst was executed with Auto Precharge disabled and then followed with the earliest possible PRECHARGE command that still accesses all the data in the burst.

For Write with Auto precharge, the precharge period begins when tWR ends, with tWR measured as if Auto Precharge was disabled. The access period starts with registration of the command and ends where the precharge period (or tRP) begins.

During the precharge period, of the Read with Autoprecharge enabled or Write with Autoprecharge enabled states, ACTIVE, PRECHARGE, READ, and WRITE commands to the other bank may be applied; during the access period, only ACTIVE and PRECHARGE commands to the other banks may be applied. In either case, all other related limitations apply (e.g. contention between READ data and WRITE data must be avoided).

- 6. AUTO REFRESH, SELF REFRESH, and MODE REGISTER SET commands may only be issued when all bank are idle.
- A BURST TERMINATE command cannot be issued to another bank;
 It applies to the bank represented by the current state only.
- 8. READs or WRITEs listed in the Command column include READs and WRITEs with AUTO PRECHARGE enabled and READs and WRITEs with AUTO PRECHARGE disabled.
- 9. Requires appropriate DM masking.
- 10. A WRITE command may be applied after the completion of data output, otherwise a BURST TERMINATE command must be issued to end the READ prior to asserting a WRITE command.



Table9: Absolute Maximum Rating

Parameter	Symbol	Rating	Unit	
Ambient Temperature (Automotive, A1)		-40 ~ 85		
Ambient Temperature (Automotive, A2)	-	-40 ~ 105	°C	
Ambient Temperature (Industrial)	T _A	-40 ~ 85		
Ambient Temperature (Commercial)		0 ~ 70		
Storage Temperature	T _{STG}	-55 ~ 150	°C	
Voltage on Any Pin relative to VSS	V_{IN}, V_{OUT}	-0.5 ~ 2.7	V	
Voltage on VDD relative to VSS	VDD, VDDQ	-0.5 ~ 2.7	٧	
Short Circuit Output Current	Ios	50	mA	
Power Dissipation	P_{D}	0.7	W	

Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Table 10 : DC Operating Condition (Voltage referenced to VSS= 0V; TA= 0 ~ 70 °C for Commercial grade; TA = -40 ~ 85 °C for Industrial and Automotive grade A1: TA = -40 ~ 105 °C for Automotive grade A2)

Parameter	Symbol	Min	Тур	Max	Unit	Note
Power Supply Voltage	VDD	1.7	1.8	1.95	V	1
Power Supply Voltage	VDDQ	1.7	1.8	1.95	٧	1,2
Input High Voltage	V _{IH} (DC)	0.7 x VDDQ		VDDQ + 0.3	V	
Input Low Voltage	V _{IL} (DC)	-0.3		0.3 x VDDQ	٧	
Output High Voltage	V _{OH} (DC)	0.9 x VDDQ		-	V	I _{OH} = - 0.1mA
Output Low Voltage	V _{OL} (DC)	-		0.1 x VDDQ	V	I _{OL} = 0.1m A
Input Leakage Current	I _{LI}	-2		2	uA	
Output Leakage Current	I _{LO}	-5		5	uA	

Note:

- 1. All Voltages are referenced to VSS = 0V
- 2. VDD and VDDQ must track each other, and VDDQ must not exceed the level of VDD

Table11: AC Operating Condition

Parameter	Symbol	Symbol Min		Unit	Note
Input High Voltage, all inputs	V _{IH} (AC)	0.8 x VDDQ	VDDQ + 0.3	V	
Input Low Voltage, all inputs	V _{IL} (AC)	-0.3	0.2 x VDDQ	V	
Input Crossing Point Voltage, CK and /CK inputs	V _{IX}	0.4 x VDDQ	0.6 x VDDQ	٧	1

Note

1. The value of V_{IX} is expected to equal 0.5* VDDQ of the transmitting device and must track variations in the DC level of the same.



Table12 : Capacitance ($T_A = 25$ °C, f = 1MHz, VDD= 1.8V)

Parameter	Pin	Symbol	Min	Max	Unit
Input Capacitance	CK, /CK	C ₁₁	1.5	3.0	pF
	A0~ A12, BA0~ BA1, CKE, /CS, /RAS, /CAS, /WE	C ₁₂	1.5	3.0	pF
	DM0~ DM3	C ₁₃	3.0	5.0	pF
Data & DQS Input/Output Capacitance	DQ0~ DQ31, DQS0~ DQS3	C _{IO}	3.0	5.0	pF

Table13 : AC Operating Test Condition (Voltage referenced to VSS= 0V; TA= $0 \sim 70$ °C for Commercial grade; TA = $-40 \sim 85$ °C for Industrial and Automotive grade, A1; TA = $-40 \sim 105$ °C for Automotive grade, A2)

Parameter	Symbol	Value	Unit
ACInput High/Low Level Voltage	V _{IH} / V _{IL}	0.8 x VDDQ / 0.2 x VDDQ	V
Input Timing Measurement Reference Level Voltage	V _{TRIP}	0.5 x VDDQ	V
Input Rise / Fall Time	t _R / t _F	1 / 1	ns
Output Timing Measurement Reference Level Voltage	V _{OUTREF}	0.5 x VDDQ	V
Output Load Capacitance for Access Time Measurement	C _L	20	pF

Figure 9: Output load circuit




Table14: AC Overshoot/ Undershoot Specification

Parameter	Specification		
Maximum Peak Amplitude allowed for Overshoot Area	0.9V		
Maximum Peak Amplitude allowed for Undershoot Area	0.9V		
Maximum Overshoot Area above VDD/VDDQ	3V-ns		
Maximum Undershoot Area below VSS/VSSQ	3V-ns		

Figure 10 : AC Overshoot/ Undershoot Definition






Table15: DC Characteristic (DC operating conditions unless otherwise noted) (3, 4)

	Parameter		Symbol	Test Condition	Spe	ed	Unit	Note
	Paramete	er .	Symbol	rest Condition	-6	-75	Unit	Note
Operating precharge	g one bank a e current	active-	IDD0	tRC = tRC(min), tCK = tCK(min), CKE is HIGH, /CS is HIGH between valid commands, address inputs are SWITCHING, data bus inputs are STABLE	70	65	mA	1
Precharge power-down standby current			IDD2P	All banks idle, CKE is LOW, /CS is HIGH, tCK = tCK(min), address and control inputs are SWITCHING, data bus inputs are STABLE	0.	4	mA	
Precharge power-down standby current with clock stop			IDD2PS	All banks idle, CKE is LOW, /CS is HIGH, CK = LOW, /CK = HIGH, address and control inputs are SWITCHING, data bus inputs are STABLE	0.	.4	mA	
Precharge standby o	e non power current	r-down	IDD2N	All banks idle, CKE is HIGH, /CS is HIGH, tCK = tCK(min) , address and control inputs are SWITCHING, data bus inputs are STABLE	5	5	mA	
•	e non power current with		IDD2NS	All banks idle, CKE is HIGH, /CS is HIGH, CK = LOW, /CK = HIGH, address and control inputs are SWITCHING, data bus inputs are STABLE	2	2 mA		
Active por current	wer-down s	tandby	IDD3P	One bank active, CKE is LOW, /CS is HIGH, tCK = tCK(min), address and control inputs are SWITCHING, data bus inputs are STABLE	0.	5	mA	
•	wer-down s rith clock sto	-	IDD3PS	One bank active, CKE is LOW, /CS is HIGH, CK = LOW, /CK = HIGH, address and control inputs are SWITCHING, data bus inputs are STABLE	0.	5	mA	
Active non power-down standby current		IDD3N	One bank active, CKE is HIGH, /CS is HIGH, tCK = tCK(min), address and control inputs are SWITCHING, data bus inputs are STABLE	1	5	mA		
Active non power-down standby current with clock stop		IDD3NS	One bank active, CKE is HIGH, /CS is HIGH, CK = LOW, /CK = HIGH, address and control inputs are SWITCHING, data bus inputs are STABLE	10		mA		
Operating burst read current		IDD4R	One bank active, BL=4, CL=3, tCK = tCK(min), continuous read bursts, IOUT=0mA, address inputs are SWITCHING, 50% data change each burst transfer	110	100	mA	1	
Operating	Operating burst write current		IDD4W	One bank active, BL=4, tCK=tCK(min), continuous write bursts, address inputs are SWITCHING, 50% data change each burst transfer	100 90		mA	1
Auto Refr	esh Current		IDD5	tRC=tRFC(min), tCK=tCK(min), burst refresh, CKE is HIGH, address and control inputs are SWITCHING, data bus inputs are STABLE	90		mA	2
	PASR	TCSR						
	4 banks	85°C		CKE is LOW	80	00		
Self Refresh Current		40°C		CK= LOW, / CK= HIGH	56	60		
	2 Banks	85°C	IDD6	tCK=tCK(min) Extended Mode Register set to all 0's, address and	550		uA	
		40°C]	control inputs are STABLE, data bus inputs are	38	30		
	1 Bank	85°C		STABLE	45	50		
	i Dalik	40°C			31	10		
	Current in ver Down M	ode	IDD8	Address and control inputs are STABLE, data bus inputs are STABLE	10		uA	5

- 1. Measured with outputs open.
- 2. Refresh period is 64ms, applicable for Ta \leq 85°C.
- 3. All values applicable for operation with Ta \leq $85^{\circ}\text{C}.$
- 4. For A2 temperature grade with TA > 85°C: IDD2P, IDD2PS, IDD3PS are derated to 2x these values; IDD2N, IDD2NS, IDD3NS, IDD3NS, IDD5 are derated to 25% above the values; IDD8 is not tested.
- 5. Typical value at room temperature.



Table16: AC Characteristic (AC operation conditions unless otherwise noted)

	P			-6			-75			M
Parameter	Symbol	Min		Max	ı	Min	Max	Unit	Note	
			6		100		7.5	100	ns	1
System Clock Cycle time	CL= 2	tCK	12				12		ns	1
	CL= 3		2.0		5.5		2.0	6.0	ns	
DQ Output access time from CK, /CK	CL= 2	tAC	2.0		8.0		2.0	8.0		
Clock High pulse width		tCH	0.45	5 0.55			0.45	0.55	tCK	
Clock Low pulse width		tCL	0.45		0.55		0.45	0.55	tCK	
DQ and DM Input Setup time		tDS	0.6	.6			0.8		ns	2, 3, 4, 9
DQ and DM Input Hold time		tDH	0.6				0.8		ns	2, 3, 4, 9
DQ and DM Input Pulse width		tDIPW	1.8				2.0		ns	5
Address and Control Input Setup time		tIS	1.1				1.3		ns	4, 6, 7
Address and Control Input Hold time		tIH	1.1				1.3		ns	4, 6, 7
DQS - DQ Skew		tDQSQ			0.5			0.6	ns	9
Half Clock Period		tHP	min (tCH,	tCL)		min (tCH, tCL)		ns	
DQ / DQS Output Hold time from DQS		tQH	tHP-0.6	35		tH	P-0.75		ns	
Write Command to first DQS Latching Tra	nsition	tDQSS	0.75		1.25		0.75	1.25	tCK	
DQS Input High pulse Width		tDQSH	0.4		0.6		0.4	0.6	tCK	
DQS Input Low pulse Width		tDQSL	0.4	0.4 0.6			0.4		tCK	
Access Window of DQS from CK, /CK	CL= 3	tDQSCK	2.0		5.5		2.0	6.0	ns	
Access William of Eac Holli or, 7 cit	CL= 2		2.0		8.0		2.0	8.0	ns	
ACTIVE to PRECHARGE Command Period		tRAS	42		100K		45	100K	ns	
ACTIVE to ACTIVE Command Period		tRC	60				67.5		ns	
Mode Register Set command cycle time		tMRD	2				2		tCK	
Refresh Period		tREF		64				64	ms	15
Average periodic refresh interval		tREFI		7.8				7.8	us	10, 15
Auto Refresh Period		tRFC	110				110		ns	
Active to Read or Write delay		tRCD	18			:	22.5		ns	
Precharge command period		tRP	18			22.5		ns		
Active Bank A to Active Bank B Delay		tRRD	12			15			ns	
Write Recovery time		tWR	12			15		ns		
Auto Precharge Write Recovery + Prechar	ge time	tDAL			(tWR/tC	K) + (tRP/	+ (tRP/tCK)			13
Internal Write to Read Command Delay		tWTR	2			1	1		tCK	
DQS Read preamble	CL= 3	tRPRE	0.9		1.1	0.9		1.1		11
Dao neau preamble	CL= 2	(i ii-NE	0.5		1.1	0.5		1.1	tCK	11
DQS Read postamble		tRPST	0.4		0.6	0.4		0.6	tCK	
DQS Write preamble setup time		tWPRES	0			0			ns	12
DQS Write preamble hold time		tWPREH	0.25			0.25	0.25		tCK	
DQS Write postamble		tWPST	0.4	$ldsymbol{ld}}}}}}$	0.6	0.4	0.4 0.6		tCK	
Exit Power Down to next valid command Delay		tXP	25			25	5		ns	14
Self Refresh Exit to next valid Command I	tXSR	200			200			ns		