

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









256K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM

JULY 2010

FEATURES

HIGH SPEED: (IS61/64WV25616ALL/BLL)

- High-speed access time: 8, 10, 20 ns
- Low Active Power: 85 mW (typical)
- Low Standby Power: 7 mW (typical) CMOS standby

LOW POWER: (IS61/64WV25616ALS/BLS)

- High-speed access time: 25, 35, 45 ns
- · Low Active Power: 35 mW (typical)
- Low Standby Power: 0.6 mW (typical) CMOS standby
- Single power supply
 - VDD 1.65V to 2.2V (IS61WV25616Axx)
 - VDD 2.4V to 3.6V (IS61/64WV25616Bxx)
- Fully static operation: no clock or refresh required
- Three state outputs
- Data control for upper and lower bytes
- · Industrial and Automotive temperature support
- Lead-free available

DESCRIPTION


The *ISSI* IS61WV25616Axx/Bxx and IS64WV25616Bxx are high-speed, 4,194,304-bit static RAMs organized as 262,144 words by 16 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When $\overline{\text{CE}}$ is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs, \overline{CE} and \overline{OE} . The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory. A data byte allows Upper Byte (\overline{UB}) and Lower Byte (\overline{LB}) access.

The IS61WV25616Axx/Bxx and IS64WV25616Bxx are packaged in the JEDEC standard 44-pin TSOP Type II and 48-pin Mini BGA (6mm x 8mm).

FUNCTIONAL BLOCK DIAGRAM



Copyright © 2010 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and


c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



TRUTH TABLE

						I/O	PIN	
Mode	WE	CE	ŌĒ	LB	UB	I/O0-I/O7	I/O8-I/O15	VDD Current
Not Selected	Х	Н	Х	Χ	Х	High-Z	High-Z	ISB1, ISB2
Output Disabled	H X	L L	H X	X H	X H	High-Z High-Z	High-Z High-Z	lcc
Read	H H H	L L L	L L L	L H L	H L L	Douт High-Z Douт	High-Z Douт Douт	Icc
Write	L L L	L L L	X X X	L H L	H L L	Dın High-Z Dın	High-Z Dın Dın	Icc

PIN CONFIGURATIONS 44-Pin TSOP (Type II) and SOJ



PIN DESCRIPTIONS

A0-A17	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
<u>LB</u>	Lower-byte Control (I/O0-I/O7)
ŪB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
GND	Ground

^{*}SOJ package under evaluation.




PIN CONFIGURATIONS 44-Pin LQFP

A17 A16 A15 A13 A12 A11 A10 OE UB 44 43 42 41 40 39 38 37 36 35 34 33 CE C ☐ I/O15 1/00 □ 1/01 □ □ I/O13 30 □ I/O12 1/02 □ 29 □ GND 1/03 🖂 **TOP VIEW** VDD □ 28 27 GND □ ☐ I/O11 26 □ I/O10 I/O4 \square 25 I/O5 \square 9 1/06 □ □ I/O8 10 23 1/07 □ □ NC 12 13 14 15 16 17 18 19 20 21 22

*LQFP package under evaluation.

48-Pin mini BGA (6mm x 8mm)



PIN DESCRIPTIONS

A0-A17	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input
ĪB	Lower-byte Control (I/O0-I/O7)
ŪB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
GND	Ground



DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

 $V_{DD} = 3.3V \pm 5\%$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	V _{DD} = Min., Iон = -4.0 mA	2.4	_	V
Vol	Output LOW Voltage	V _{DD} = Min., I _{OL} = 8.0 mA	_	0.4	V
VIH	Input HIGH Voltage		2	VDD + 0.3	V
VIL	Input LOW Voltage ⁽¹⁾		-0.3	0.8	V
ILI	Input Leakage	$GND \le V$ IN $\le V$ DD	-1	1	μΑ
ILO	Output Leakage	GND ≤ Vouт ≤ Vdd, Outputs Disabled	-1	1	μΑ

Note:

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

$V_{DD} = 2.4V - 3.6V$

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
Vон	Output HIGH Voltage	V _{DD} = Min., Iон = -1.0 mA	1.8	_	V
Vol	Output LOW Voltage	VDD = Min., IoL = 1.0 mA	_	0.4	V
VIH	Input HIGH Voltage		2.0	V _{DD} + 0.3	V
VIL	Input LOW Voltage(1)		-0.3	0.8	V
ILI	Input Leakage	GND ≤ VIN ≤ VDD	-1	1	μA
ILO	Output Leakage	GND ≤ Vo∪t ≤ Vdd, Outputs Disabled	-1	1	μΑ

Note:

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

$V_{DD} = 1.65V-2.2V$

Symbol	Parameter	Test Conditions	V _{DD}	Min.	Max.	Unit
Vон	Output HIGH Voltage	Iон = -0.1 mA	1.65-2.2V	1.4	_	V
Vol	Output LOW Voltage	IoL = 0.1 mA	1.65-2.2V	_	0.2	V
VIH	Input HIGH Voltage		1.65-2.2V	1.4	V _{DD} + 0.2	V
VIL ⁽¹⁾	Input LOW Voltage		1.65-2.2V	-0.2	0.4	V
ILI	InputLeakage	$GND \leq Vin \leq Vdd$		– 1	1	μA
ILO	Output Leakage	GND≤ Vouт≤ Vdd, Ou	tputs Disabled	– 1	1	μΑ

^{1.} V_{IL} (min.) = -0.3V DC; V_{IL} (min.) = -2.0V AC (pulse width < 10 ns). Not 100% tested. V_{IH} (max.) = V_{DD} + 0.3V DC; V_{IH} (max.) = V_{DD} + 2.0V AC (pulse width < 10 ns). Not 100% tested.

^{1.} V_{IL} (min.) = -0.3V DC; V_{IL} (min.) = -2.0V AC (pulse width < 10 ns). Not 100% tested. V_{IH} (max.) = V_{DD} + 0.3V DC; V_{IH} (max.) = V_{DD} + 2.0V AC (pulse width < 10 ns). Not 100% tested.

^{1.} V_{IL} (min.) = −0.3V DC; V_{IL} (min.) = −2.0V AC (pulse width < 10 ns). Not 100% tested. V_{IH} (max.) = V_{DD} + 0.3V DC; V_{IH} (max.) = V_{DD} + 2.0V AC (pulse width < 10 ns). Not 100% tested.



AC TEST CONDITIONS

Parameter	Unit (2.4V-3.6V)	Unit (3.3V <u>+</u> 10%)	Unit (1.65V-2.2V)	
Input Pulse Level	0V to 3V	0V to 3V	0V to 1.8V	
Input Rise and Fall Times	1V/ns	1V/ns	1V/ns	
Input and Output Timing and Reference Level (VRef)	1.5V	1.5V	0.9V	
Output Load	See Figures 1 and 2	See Figures 1 and 2	See Figures 1 and 2	

AC TEST LOADS




Figure 1.




Figure 2.



ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.5 to V _{DD} + 0.5	V	
VDD	VDD Relates to GND	-0.3 to 4.0	V	
Тѕтс	Storage Temperature	-65 to +150	°C	
Рт	Power Dissipation	1.0	W	

Notes:

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage
to the device. This is a stress rating only and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is not implied. Exposure to absolute
maximum rating conditions for extended periods may affect reliability.

CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit	
CIN	Input Capacitance	$V_{IN} = 0V$	6	pF	
CI/O	Input/Output Capacitance	Vout = 0V	8	pF	

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, $V_{DD} = 3.3V$.



HIGH SPEED (IS61WV25616ALL/BLL)

OPERATING RANGE (VDD) (IS61WV25616ALL)

Range	Ambient Temperature	V _{DD}	Speed	
Commercial	0°C to +70°C	1.65V-2.2V	20ns	
Industrial	-40°C to +85°C	1.65V-2.2V	20ns	
Automotive	-40°C to +125°C	1.65V-2.2V	20ns	

OPERATING RANGE (VDD) (IS61WV25616BLL)(1)

Range	Ambient Temperature	V DD (8 n s) ¹	VDD (10 ns) ¹	
Commercial	0°C to +70°C	3.3V <u>+</u> 5%	2.4V-3.6V	
Industrial	-40°C to +85°C	3.3V <u>+</u> 5%	2.4V-3.6V	

Note:

OPERATING RANGE (VDD) (IS64WV25616BLL)

Range	Ambient Temperature	Vpp (10 ns)	
Automotive	-40°C to +125°C	2.4V-3.6V	

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-	8	-1	0	-2	.0	
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
Icc	V _{DD} Dynamic Operating	VDD = Max.,	Com.	_	50	_	40	_	35	mA
	Supply Current	IOUT = 0 mA, f = fMAX	Ind.	_	55		45	_	40	
			Auto.	_	_	_	65	_	60	
			typ.(2)			25	5			
cc1	Operating	V _{DD} = Max.,	Com.	_	35	_	35	_	30	mA
	Supply Current	IOUT = 0 mA, f = 0	Ind.	_	40	_	40	_	40	
			Auto.	_	_	_	60	_	60	
IsB1	TTL Standby Current	VDD = Max.,	Com.	_	10	_	10	_	10	mA
	(TTL Inputs)	VIN = VIH or VIL	Ind.	_	15		15	_	15	
	, ,	$\overline{\textbf{CE}} \ge V_{IH}, f = 0$	Auto.	_	_	_	30	_	30	
ISB2	CMOS Standby	V _{DD} = Max.,	Com.	_	8	_	8	_	8	mA
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$,	Ind.	_	9	_	9	_	9	
		$V_{IN} \ge V_{DD} - 0.2V$, or	Auto.	_	_	_	20	_	20	
		$Vin \leq 0.2V, f = 0$	typ.(2)			2				

^{1.} When operated in the range of 2.4V-3.6V, the device meets 10ns. When operated in the range of 3.3V \pm 5%, the device meets 8ns.

^{1.} At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

^{2.} Typical values are measured at $V_{DD} = 3.0V$, $T_A = 25$ °C and not 100% tested.



LOW POWER (IS61WV25616ALS/BLS)

OPERATING RANGE (VDD) (IS61WV25616ALS)

Range	Ambient Temperature	Vdd	Speed	
Commercial	0°C to +70°C	1.65V-2.2V	45ns	
Industrial	–40°C to +85°C	1.65V-2.2V	45ns	
Automotive	-40°C to +125°C	1.65V-2.2V	45ns	

OPERATING RANGE (VDD) (IS61WV25616BLS)

Range	Ambient Temperature	V _{DD} (25 ns)	
Commercial	0°C to +70°C	2.4V-3.6V	_
Industrial	–40°C to +85°C	2.4V-3.6V	

OPERATING RANGE (VDD) (IS64WV25616BLS)

Range	Ambient Temperature	V _{DD} (35 ns)	
Automotive	–40°C to +125°C	2.4V-3.6V	

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

				-2	5	-3	3 5	-4	5	
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Min.	Max.	Unit
Icc	VDD Dynamic Operating	V _{DD} = Max.,	Com.	_	20	_	20	_	15	mA
	Supply Current	IOUT = 0 mA, f = fMAX	Ind.	_	25	_	25	_	20	
			Auto.	_	50	_	50	_	40	
			typ.(2)		11					
cc1	Operating	V _{DD} = Max.,	Com.	_	10	_	10	_	10	mA
	Supply Current	IOUT = 0 mA, f = 0	Ind.	_	12	_	12	_	12	
			Auto.	_	20	_	20	_	20	
Isb1	TTL Standby Current	V _{DD} = Max.,	Com.	_	5	_	5	_	5	mA
	(TTL Inputs)	VIN = VIH or VIL	Ind.	_	7	_	7	_	7	
	, , ,	$\overline{\textbf{CE}} \ge V_{IH}, f = 0$	Auto.	_	10	_	10	_	10	
IsB2	CMOS Standby	V _{DD} = Max.,	Com.	_	1	_	1	_	1	mA
	Current (CMOS Inputs)	$\overline{CE} \ge V_{DD} - 0.2V$,	Ind.	_	2	_	2	_	2	
		$V_{IN} \ge V_{DD} - 0.2V$, or	Auto.	_	10	_	10	_	10	
		$Vin \leq 0.2V, f = 0$	typ.(2)	0	.2					

^{1.} At f = fMAX, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

^{2.} Typical values are measured at $V_{DD} = 3.0V$, $T_A = 25^{\circ}C$ and not 100% tested.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

			8	-1	0		
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	
trc	Read Cycle Time	8	_	10	_	ns	
taa	Address Access Time	_	8	_	10	ns	
tона	Output Hold Time	2.0	_	2.0	_	ns	
tace	CE Access Time	_	8	_	10	ns	
tDOE	OE Access Time	_	4.5	_	4.5	ns	
thzoe(2)	OE to High-Z Output	_	3	_	4	ns	
tlzoe(2)	OE to Low-Z Output	0	_	0	_	ns	
thzce(2	Œ to High-Z Output	0	3	0	4	ns	
tLZCE(2)	Œ to Low-Z Output	3	_	3	_	ns	
t BA	LB, UB Access Time	_	5.5	_	6.5	ns	
thzb(2)	LB, UB to High-Z Output	0	3	0	3	ns	
tlzb ⁽²⁾	LB, UB to Low-Z Output	0	_	0	_	ns	
t PU	PowerUpTime	0	_	0	_	ns	
t PD	PowerDownTime	_	8	_	10	ns	

^{1.} Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		-20) ns	-2	5 ns	-35	ns	-45	ins	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	20	_	25	_	35	_	45	_	ns
taa	Address Access Time		20	_	25	_	35	_	45	ns
tона	Output Hold Time	2.5	_	4	_	4	_	7	_	ns
tace	CE Access Time	_	20	_	25	_	35	_	45	ns
t DOE	OE Access Time	_	8	_	12	_	15	_	20	ns
THZOE ⁽²⁾	OE to High-ZOutput	0	8	0	8	0	10	0	15	ns
tlzoe(2)	OE to Low-ZOutput	0	_	0	_	0	_	0	_	ns
thzce(2	CE to High-Z Output	0	8	0	8	0	10	0	15	ns
tlzce(2)	CE to Low-Z Output	3	_	10	_	10	_	15	_	ns
t BA	LB, UB Access Time	_	8	_	25	_	35	_	45	ns
tHZB	<u>IB</u> , <u>UB</u> to High-Z Output	0	8	0	8	0	10	0	15	ns
tı <i>z</i> b	<u>IB</u> , <u>UB</u> to Low-Z Output	0	_	0	_	0	_	0	_	ns

^{1.} Test conditions assume signal transition times of 1.5 ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.


^{2.} Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

^{3.} Not 100% tested.




AC WAVEFORMS

READ CYCLE NO. $1^{(1,2)}$ (Address Controlled) ($\overline{CE} = \overline{OE} = V_{IL}$, \overline{UB} or $\overline{LB} = V_{IL}$)



READ CYCLE NO. 2(1,3)



- 1. WE is HIGH for a Read Cycle.
- The device is continuously selected. OE, CE, UB, or LB = VIL.
 Address is valid prior to or coincident with CE LOW transition.



WRITE CYCLE SWITCHING CHARACTERISTICS^(1,3) (Over Operating Range)

		-{	<u> </u>	-10)	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	8	_	10	_	ns
tsce	CE to Write End	6.5	_	8	_	ns
taw	Address Setup Time to Write End	6.5	_	8	_	ns
t HA	Address Hold from Write End	0	_	0	_	ns
t sa	Address Setup Time	0	_	0	_	ns
tрwв	LB, UB Valid to End of Write	6.5	_	8	_	ns
tpwe1	WE Pulse Width	6.5	_	8	_	ns
tpwe2	WE Pulse Width (OE = LOW)	8.0	_	10	_	ns
tso	Data Setup to Write End	5	_	6	_	ns
t _{HD}	Data Hold from Write End	0	_	0	_	ns
thzwe ⁽²⁾	WE LOW to High-Z Output	_	3.5	_	5	ns
tlzwe ⁽²⁾	WE HIGH to Low-Z Output	2	_	2	_	ns

Notes:

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

^{1.} Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.

^{3.} The internal write time is defined by the overlap of \overline{CE} LOW and \overline{UB} or \overline{LB} , and \overline{WE} LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write. Shaded area product in development



WRITE CYCLE SWITCHING CHARACTERISTICS^(1,2) (Over Operating Range)

Symbol	Parameter	-20 Min.	ns Max.	-25 Min.	ins Max.	-35 Min.	ins Max.	-4્ Min.	ins Max.	Unit
twc	Write Cycle Time	20		25	_	35		45		ns
tsce	CE to Write End	12	_	18	_	25	_	35	_	ns
taw	Address Setup Time to Write End	12	_	15	_	25	_	35	_	ns
t HA	Address Hold from Write End	0	_	0	_	0	_	0	_	ns
tsa	Address Setup Time	0	_	0	_	0	_	0	_	ns
tpwB	LB, UB Valid to End of Write	12	_	18	_	30	_	35	_	ns
tpwE1	WE Pulse Width (OE=HIGH)	12	_	18	_	30	_	35	_	ns
tpwE2	WE Pulse Width (OE = LOW)	17	_	20	_	30	_	35	_	ns
tsp	Data Setup to Write End	9	_	12	_	15	_	20	_	ns
t HD	Data Hold from Write End	0	_	0	_	0	_	0	_	ns
thzwe ⁽³⁾	WE LOW to High-Z Output	_	9	_	12	_	20	_	20	ns
tlzwe ⁽³⁾	WE HIGH to Low-Z Output	3	_	5	_	5	_	5	_	ns


^{1.} Test conditions assume signal transition times of 1.5ns or less, timing reference levels of 1.25V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1a.

Tested with the load in Figure 1b. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
 The internal write time is defined by the overlap of CE LOW and UB or LB, and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.



AC WAVEFORMS


WRITE CYCLE NO. 1 (CE Controlled, OE is HIGH or LOW) (1)



Notes:

- 1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the $\overline{\textbf{CE}}$ and $\overline{\textbf{WE}}$ inputs and at least one of the $\overline{\textbf{LB}}$ and $\overline{\textbf{UB}}$ inputs being in the LOW state.
- 2. WRITE = (\overline{CE}) [(\overline{LB}) = (\overline{UB})] (\overline{WE}) .


WRITE CYCLE NO. 2 (WE Controlled. OE is HIGH During Write Cycle) (1,2)






AC WAVEFORMS

WRITE CYCLE NO. 3 (WE Controlled. OE is LOW During Write Cycle) (1)



WRITE CYCLE NO. 4 (LB, UB Controlled, Back-to-Back Write) (1,3)



- 1. The internal Write time is defined by the overlap of $\overline{CE} = LOW$, \overline{UB} and/or $\overline{LB} = LOW$, and $\overline{WE} = LOW$. All signals must be in valid states to initiate a Write, but any can be deasserted to terminate the Write. The t_{SA} , t_{HA} , t_{SD} , and t_{HD} timing is referenced to the rising or falling edge of the signal that terminates the Write.
- 2. Tested with OE HIGH for a minimum of 4 ns before WE = LOW to place the I/O in a HIGH-Z state.
- 3. WE may be held LOW across many address cycles and the LB, UB pins can be used to control the Write function.



HIGH SPEED (IS61WV25616ALL/BLL)

DATA RETENTION SWITCHING CHARACTERISTICS (2.4V-3.6V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. ⁽¹⁾	Max.	Unit
V _{DR}	VDD for Data Retention	See Data Retention Waveform		2.0	_	3.6	V
IDR	Data Retention Current	$V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	2	8	mA
			Ind. Auto.	_	_	9 15	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns


Note 1: Typical values are measured at V_{DD} = 3.0V, T_A = 25°C and not 100% tested.

DATA RETENTION SWITCHING CHARACTERISTICS (1.65V-2.2V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		1.2	_	3.6	V
IDR	Data Retention Current	$V_{DD} = 1.2V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	5	10	mA
			Ind.	_	_	15	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns

Note 1: Typical values are measured at V_{DD} = 1.8V, T_A = 25°C and not 100% tested.

DATA RETENTION WAVEFORM (CE Controlled)





LOW POWER (IS61WV25616ALS/BLS)

DATA RETENTION SWITCHING CHARACTERISTICS (2.4V-3.6V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		2.0	_	3.6	V
IDR	Data Retention Current	$V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	0.2	1	mA
			Ind.	_	_	2	
			Auto.			10	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns


Note 1: Typical values are measured at V_{DD} = 3.0V, T_A = 25°C and not 100% tested.

DATA RETENTION SWITCHING CHARACTERISTICS (1.65V-2.2V)

Symbol	Parameter	Test Condition	Options	Min.	Typ. ⁽¹⁾	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		1.2	_	3.6	V
IDR	Data Retention Current	$V_{DD} = 1.2V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	0.2	1	mA
			Ind.	_	_	2	
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	_	ns
trdr	Recovery Time	See Data Retention Waveform		trc	_	_	ns

[:] Typical values are measured at VDD = 1.8V, TA = 25°C and not 100% tested.

DATA RETENTION WAVEFORM (CE Controlled)





ORDERING INFORMATION (HIGH SPEED)

Commercial Range: 0°C to +70°C Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10 (8¹)	IS61WV25616BLL-10TL	TSOP (Type II), Lead-free

Note:

Industrial Range: -40°C to +85°C Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10 (81)	IS61WV25616BLL-10BI IS61WV25616BLL-10BLI IS61WV25616BLL-10TI IS61WV25616BLL-10TLI	48 mini BGA (6mm x 8mm) 48 mini BGA (6mm x 8mm), Lead-free TSOP (Type II) TSOP (Type II), Lead-free

Note:

Industrial Range: -40°C to +85°C Voltage Range: 1.65V to 2.2V

Speed (ns)	Order Part No.	Package
20	IS61WV25616ALL-20BI	48 mini BGA (6mm x 8mm)
	IS61WV25616ALL-20TI	TSOP (Type II)
	IS61WV25616ALL-20TLI	TSOP (Type II), Lead-free

Automotive Range: -40°C to +125°C

Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
10	IS64WV25616BLL-10BA3	48 mini BGA (6mm x 8mm)
	IS64WV25616BLL-10BLA3	48 mini BGA (6mm x 8mm), Lead-free
	IS64WV25616BLL-10CTA3	TSOP (Type II), Copper Leadframe
	IS64WV25616BLL-10CTLA3	TSOP (Type II), Lead-free, Copper Leadframe

^{1.} Speed = 8ns for V_{DD} = 3.3V \pm 5%. Speed = 10ns for V_{DD} = 2.4V to 3.6V.

^{1.} Speed = 8ns for V_{DD} = 3.3V \pm 5%. Speed = 10ns for V_{DD} = 2.4V to 3.6V.



ORDERING INFORMATION (LOW POWER)

Industrial Range: -40°C to +85°C Voltage Range: 2.4V to 3.6V

Speed (ns)	Order Part No.	Package
25	IS61WV25616BLS-25TLI	TSOP (Type II), Lead-free

Industrial Range: -40°C to +85°C Voltage Range: 1.65V to 2.2V

Speed (ns)	Order Part No.	Package
45	IS61WV25616ALS-45TLI	TSOP (Type II), Lead-free



