

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









## 1M x 8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM

# PRELIMINARY INFORMATION DECEMBER 2010

#### **FEATURES**

- High-speed access time: 45ns, 55ns
- CMOS low power operation
  - 36 mW (typical) operating
  - 12 μW (typical) CMOS standby
- TTL compatible interface levels
- Single power supply
  - 4.5V--5.5V VDD
- · Three state outputs
- Automotive temperature (-40°C to +125°C)
- Lead-free available

#### DESCRIPTION


The *ISSI* IS62C10248AL/IS65C10248AL are high-speed, 8M bit static RAMs organized as 1M words by 8 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When  $\overline{CS1}$  is HIGH (deselected) or when CS2 is LOW (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs. The active LOW Write Enable (WE) controls both writing and reading of the memory.

The IS62C10248AL and IS65C10248AL are packaged in the JEDEC standard 48-pin mini BGA (9mm x 11mm) and 44-Pin TSOP (TYPE II).

#### **FUNCTIONAL BLOCK DIAGRAM**



Copyright © 2010 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:

a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and


c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



# PIN CONFIGURATION (1M x 8 Low Power) 48-pin mini BGA (B) (9mm x 11mm)

#### 6 5 (NC) (Œ) $\left(A_{2}\right)$ (cs<sub>2</sub>) Α (NC (CS1) (NC) A<sub>4</sub> (NC) В (NC (NC) (ı/O₀) (I/O<sub>4</sub>) (A<sub>6</sub> C (GND) (I/O<sub>1</sub>) $\left(A_7\right)$ (1/05) (VDD) D (VDD) (1/02) (NC) (1/06) $(v_{SS})$ $\left(A_{16}\right)$ Ε F (NC) (NC (1/07) (A<sub>15</sub>) $\left(A_{12}\right)$ G (NC) (NC) (A<sub>13</sub>) WE (NC) (A<sub>8</sub>) Η A<sub>9</sub> $\left(A_{11}\right)$ (A<sub>10</sub>) (A<sub>19</sub>)

## 44-pin TSOP (Type II)



#### **PIN DESCRIPTIONS**

A0-A19	Address Inputs
CS1	Chip Enable 1 Input
CS2	Chip Enable 2 Input
ŌĒ	Output Enable Input
WE	Write Enable Input
I/O0-I/O7	Input/Output
NC	No Connection
V <sub>DD</sub>	Power
GND	Ground



#### **TRUTH TABLE**

Mode	WE	CS1	CS2	ŌĒ	I/O Operation	VDD Current	
Not Selected	Х	Н	Х	Х	High-Z	ISB1, ISB2	
(Power-down)	Χ	Χ	L	X	High-Z	ISB1, ISB2	
Output Disabled	Н	L	Н	Н	High-Z	Icc	
Read	Н	L	Н	L	<b>D</b> оит	Icc	
Write	L	L	Н	Х	Din	Icc	

## **OPERATING RANGE (VDD)**

Range	Ambient Temperature	VDD	Speed	
Commercial	0°C to +70°C	4.5V - 5.5V	45ns	
Industrial	–40°C to +85°C	4.5V - 5.5V	55ns	
Automotive	–40°C to +125°C	4.5V - 5.5V	55ns	

#### CAPACITANCE(1,2)

Symbol	DI Parameter Conditions		Max.	Unit
Cin	Input Capacitance	$V_{IN} = 0V$	5	pF
Соит	Output Capacitance	Vout = $0V$	7	pF

#### Notes:

Tested initially and after any design or process changes that may affect these parameters.
 Test conditions: TA = 25°C, f = 1 MHz, VDD = 5.0V.



#### ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.5	W
Іоит	DC Output Current (LOW)	20	mA

Notes:

#### DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions		Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -1 \text{ mA}$		2.4	_	V
Vol	Output LOW Voltage	$V_{DD} = Min., IoL = 2.1 mA$		_	0.4	V
VIH	Input HIGH Voltage			2.2	V <sub>DD</sub> + 0.5	V
VIL	Input LOW Voltage(1)			-0.3	0.8	V
ILI	Input Leakage	$GND \leq V IN \leq V DD$	Com.	-1	1	μA
			Ind.	-2	2	
			Auto.	-5	5	
ILO	Output Leakage	$GND \le V_{OUT} \le V_{DD}$	Com.	-1	1	μA
	- <del>-</del>	Outputs Disabled	Ind.	-2	2	-
		·	Auto.	<b>–</b> 5	5	

#### Note:

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

<sup>1.</sup> VIL (min) = -0.3V DC; VIL (min) = -2.0V AC (pulse width -2.0 ns). Not 100% tested. VIH (max) = VDD + 0.3V DC; VIH (max) = VDD + 2.0V AC (pulse width -2.0 ns). Not 100% tested.



#### **ACTEST CONDITIONS**

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	5 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1 and 2

## **ACTEST LOADS**




Figure 1




Figure 2




## POWER SUPPLY CHARACTERISTICS<sup>(1)</sup> (Over Operating Range)

				-45	ns	-55	ns	
Symbol	Parameter	Test Conditions		Min.	Max.	Min.	Max.	Unit
Icc	VDD Dynamic Operating	$V_{DD} = Max., \overline{CS1} = V_{IL}, CS2 = V_{IH}$	Com.		25			mA
	Supply Current	Iouτ = 0 mA	Ind.			_	25	
		VIN = VIH Or VIL	Auto.			_	40	
		$f = f_{MAX}$	typ(2)	1	3	1	2	
lcc1	Average operating	CS1 = VIL, CS2 = VIH	Com.	_	10			mA
	Current	I I/O = 0 mA	Ind.			_	10	
		VIN = VIH Or VIL	Auto.			_	20	
IsB1	TTL Standby Current	$V_{DD} = Max., \overline{CS1} \ge V_{IH}, CS2 \le V_{IL}$	Com.	_	1			mA
	(TTL Inputs)	VIN = VIH Or VIL	Ind.			_	1.5	
		f = 0	Auto.			_	2	
IsB2	CMOS Standby	V <sub>DD</sub> = Max.,	Com.	_	40			μA
	Current (CMOS Inputs)	$\overline{CS1} \! \geq V_{DD} - 0.2V$ and $CS2 \leq V_{SS} + 0.2V$	Ind.			_	60	
		$V_{\text{IN}} \geq V_{\text{DD}} - 0.2 V \text{ or } V_{\text{IN}} \leq V_{\text{SS}} + 0.2 V$	Auto.			_	180	
		f = 0	typ(2)	1	5			

#### Note:

<sup>1.</sup> At f = fmax, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.

<sup>2.</sup> Typical Values are measured at Vcc = 5V, TA = 25°C and not 100% tested.





## READ CYCLE SWITCHING CHARACTERISTICS(1) (Over Operating Range)


		45 ı	าร	55	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
trc	Read Cycle Time	45	_	55	_	ns
taa	Address Access Time	_	45	_	55	ns
tона	Output Hold Time	10	_	10	_	ns
tacs1/tacs2	CS1/CS2 Access Time	_	45	_	55	ns
tDOE	OE Access Time	_	20	_	25	ns
thzoe(2)	OE to High-Z Output	_	15	_	20	ns
tLZOE <sup>(2)</sup>	OE to Low-Z Output	5	_	5	_	ns
thzcs1/thzcs2(2	<sup>2)</sup> CS1/CS2 to High-Z Output	0	15	0	20	ns
tLZCS1/tLZCS2(2	CS1/CS2 to Low-Z Output	10	_	10	_	ns

#### Notes:

- 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

#### **AC WAVEFORMS**


**READ CYCLE NO. 1**<sup>(1,2)</sup> (Address Controlled)  $(\overline{CS1} = \overline{OE} = V_{IL}, CS2 = \overline{WE} = V_{IH})$ 





#### **AC WAVEFORMS**

READ CYCLE NO. 2<sup>(1,3)</sup> ( $\overline{CS1}$ , CS2, AND  $\overline{OE}$  Controlled)



## Notes:

- 1. WE is HIGH for a Read Cycle.
- 2. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CS1} = V_{IL}$ .  $CS2 = \overline{WE} = V_{IH}$ .
- 3. Address is valid prior to or coincident with  $\overline{\text{CS1}}$  LOW and CS2 HIGH transition.



## WRITE CYCLE SWITCHING CHARACTERISTICS(1,2) (Over Operating Range)

		45	ns	55 n	ıs	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	45	_	55	_	ns
tscs1/tscs	2 CS1/CS2 to Write End	35	_	45	_	ns
taw	Address Setup Time to Write End	35	_	45	_	ns
<b>t</b> HA	Address Hold from Write End	0	_	0	_	ns
tsa	Address Setup Time	0	_	0	_	ns
tPWE <sup>(4)</sup>	WE Pulse Width	35	_	40	_	ns
tsp	Data Setup to Write End	25	_	30	_	ns
thD	Data Hold from Write End	0	_	0	_	ns
tHZWE <sup>(3)</sup>	WE LOW to High-Z Output	_	20	_	20	ns
tLZWE <sup>(3)</sup>	WE HIGH to Low-Z Output	5	_	5	_	ns


#### Notes:

- 1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0V to 3.0V and output loading specified in Figure 1.
- 2. The internal write time is defined by the overlap of  $\overline{\text{CS1}}$  LOW, CS2 HIGH, and  $\overline{\text{WE}}$  LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.

  3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 4.  $t_{PWE} > t_{HZWE} + t_{SD}$  when  $\overline{OE}$  is LOW.


#### **AC WAVEFORMS**

## WRITE CYCLE NO. 1 ( $\overline{CS1}/CS2$ Controlled, $\overline{OE} = HIGH$ or LOW)






## WRITE CYCLE NO. 2 (WE Controlled: OE is HIGH During Write Cycle)



## WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)

10






## **DATA RETENTION SWITCHING CHARACTERISTICS (4.5V - 5.5V)**


Symbol	Parameter	Test Condition		Min.	Typ. <sup>(1)</sup>	Max.	Unit
V <sub>DR</sub>	VDD for Data Retention	See Data Retention Waveform		2.0		5.5	V
IDR	Data Retention Current	$\begin{tabular}{ll} $V_{DD} = 2.0V$ and \\ \hline $CS1$ $\geq V_{DD} - 0.2V$ and \\ (a) $CS2$ $\geq V_{DD} - 0.2V$ or \\ (b) $CS2$ $\leq GND + 0.2V$ Auto. \\ \end{tabular}$		_ _ _	15 — —	20 40 60 180	μА
tsdr	Data Retention Setup Time	See Data Retention Waveform	0 — ns		ns		
trdr	Recovery Time	See Data Retention Waveform tRC —		ns			

#### Note:

#### DATA RETENTION WAVEFORM (CS1 Controlled)



#### DATA RETENTION WAVEFORM (CS2 Controlled)



<sup>1.</sup> Typical Values are measured at Vcc = 5V, TA = 25°C and not 100% tested.



## IS62C10248AL (4.5V - 5.5V)

Industrial Range: -40°C to +85°C


Speed (ns)	Order Part No.*	Package
55	IS62C10248AL-55TLI	TSOP-II, Lead-free
	IS62C10248AL-55MLI	mini BGA, Lead-free (9mmx11mm)

<sup>\*</sup>Devices will meet 45ns when used in 0°C to +70°C temperature range.


## IS65C10248AL (4.5V - 5.5V)

Industrial Range: -40°C to +125°C

Speed (ns)	Order Part No.	Package
55	IS65C10248AL-55CTLA3	TSOP-II, Lead-free, Copper Lead-frame
	IS65C10248AL-55MLA3	mini BGA, Lead-free (9mmx11mm)







SEATING PLANE

SYM.	DIMENSION (mm)			DIMENSION (INCH)		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
Α			1.20	_		0.047
A1	0.20		0.30	0.008		0.012
Ь	0.30	0.35	0.40	0.012	0.014	0.016
D	10.90	11.00	11.10	0.429	0.433	0.437
D1	5.25 BSC			0.207 BSC		
Е	8.90	9.00	9.10	0.350	0.354	0.358
E1	3.75 BSC			0.148 BSC		
е	0.75 BSC			0.030 BSC		

## NOTE:

- 1. CONTROLLING DIMENSION: MM.
- 2. Reference document : JEDEC MO-207



TITLE

48L 9x11mm TF-BGA Package Outline

REV.

B

DATE 08/21/2008

