

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







IS62C25616BL, IS65C25616BL



256K x 16 HIGH-SPEED CMOS STATIC RAM

MARCH 2013

FEATURES

· High-speed access time: 45 ns

• Low Active Power: 50 mW (typical)

• Low Standby Power: 10 μW (typical)

CMOS standby

· TTL compatible interface levels

Single 5V ± 10% power supply

Fully static operation: no clock or refresh required

• Package: 44-pin TSOP (Type II)

 Commercial, Industrial and Automotive temperature ranges available

Lead-free available

DESCRIPTION


The *ISSI* IS62C25616BL and IS65C25616BL are high-speed, 4,194,304-bit static RAMs organized as 262,144 words by 16 bits. They are fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields access times as fast as 12 ns with low power consumption.

When $\overline{\text{CE}}$ is HIGH (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs, \overline{CE} and \overline{OE} . The active LOW Write Enable (\overline{WE}) controls both writing and reading of the memory. A data byte allows Upper Byte (\overline{UB}) and Lower Byte (\overline{LB}) access.

The IS62C25616BL and IS65C25616BL are packaged in the JEDEC standard 44-pin TSOP (Type II).

FUNCTIONAL BLOCK DIAGRAM



Copyright © 2013 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:


a.) the risk of injury or damage has been minimized;

b.) the user assume all such risks; and

c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances



PIN CONFIGURATIONS* 44-Pin TSOP (Type II)



^{*}Please contact ISSI at SRAM@issi.com for availability of 48-pin BGA and 44-pin SOJ packages.

PIN DESCRIPTIONS

A0-A17	Address Inputs
I/O0-I/O15	Data Inputs/Outputs
CE	Chip Enable Input
ŌĒ	Output Enable Input
WE	Write Enable Input

ĪB	Lower-byte Control (I/O0-I/O7)
ŪB	Upper-byte Control (I/O8-I/O15)
NC	No Connection
VDD	Power
GND	Ground

IS62C25616BL, IS65C25616BL



TRUTH TABLE

					I/O PIN			
Mode	WE	CE	ŌĒ	ΙΒ	ŪB	1/00-1/07	I/O8-I/O15	VDD Current
Not Selected	Х	Н	Х	Х	Х	High-Z	High-Z	ISB1, ISB2
Output Disabled	Н	L	Н	Χ	Χ	High-Z	High-Z	Icc1, Icc2
	Χ	L	Χ	Н	Н	High-Z	High-Z	
Read	Н	L	L	L	Н	D оит	High-Z	Icc1, Icc2
	Н	L	L	Н	L	High-Z	Dout	
	Н	L	L	L	L	D out	D out	
Write	L	L	Х	L	Н	Din	High-Z	Icc1, Icc2
	L	L	Χ	Н	L	High-Z	DIN	
	L	L	Χ	L	L	Din	DIN	

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	V
Тѕтс	Storage Temperature	-65 to +150	°C
Рт	Power Dissipation	1.5	W
Іоит	DC Output Current (LOW)	20	mA

Notes:

CAPACITANCE(1,2)

Symbol	Parameter	Conditions	Max.	Unit
Cin	Input Capacitance	VIN = 0V	6	pF
Соит	Output Capacitance	Vout = 0V	8	pF

Notes:

- 1. Tested initially and after any design or process changes that may affect these parameters.
- 2. Test conditions: $T_A = 25^{\circ}C$, f = 1 MHz, $V_{DD} = 5.0V$.

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	_	Min.	Max.	Unit
Vон	Output HIGH Voltage	$V_{DD} = Min., I_{OH} = -1.0 \text{ mA}$		2.4	_	V
Vol	Output LOW Voltage	V _{DD} = Min., I _{OL} = 2.1 mA		_	0.4	V
VIH	Input HIGH Voltage(1)			2.2	V _{DD} + 0.5	V
VIL	Input LOW Voltage(1)			-0.3	0.8	V
ILI	Input Leakage	$GND \leq VIN \leq VDD$	Com.	-1	1	μA
			Ind.	-2	2	
			Auto.	- 5	5	
ILO	Output Leakage	$GND \leq VOUT \leq VDD$	Com.	-1	1	μA
	_	Outputs Disabled	Ind.	-2	2	
		•	Auto.	– 5	5	

Note:

1. VILL (min) = -2.0V AC (pulse width <10 ns). Not 100% tested. VIHH (max) = VDD + 2.0V AC (pulse width <10 ns). Not 100% tested.

Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the
device. This is a stress rating only and functional operation of the device at these or any other conditions above
those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating
conditions for extended periods may affect reliability.



OPERATING RANGE

Range	Ambient Temperature	V DD	Speed (ns)	
Commercial	0°C to +70°C	5V ± 10%	45	
Industrial	-40°C to +85°C	5V ± 10%	45	
Automotive	-40°C to +125°C	5V ± 10%	45	

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions		-45 Min.	ins Max.	Unit
Icc	Average operating	CE = VIL,	Com.	_	10	mA
	Current	$V_{DD} = Max.,$	Ind.	_	10	
		I OUT= $0 \text{ mA}, f = 0$	Auto.	_	10	
lcc1	VDD Dynamic Operating	VDD = Max., \overline{CE} = VIL	Com.	_	15	mA
	Supply Current	IOUT = 0 mA, f = fMAX	Ind.	_	20	
		VIN = VIH or VIL	Auto.	_	25	
			typ.(2)	10	0	
Is _B 1	TTL Standby Current	V _{DD} = Max.,	Com.	_	1	mA
	(TTL Inputs)	$VIN = VIH \text{ or } VIL, \overline{CE} \geq VIH,$	Ind.	_	1.5	
		f = 0	Auto.	_	2	
IsB2	CMOS Standby	V _{DD} = Max.,	Com.	_	10	μΑ
	Current (CMOS Inputs)	$\overline{CE} \geq V_{DD} - 0.2V$,	Ind.	_	15	
		$V_{IN} \ge V_{DD} - 0.2V$,	Auto.	_	35	
		or $V_{IN} \le V_{SS} + 0.2V$, $f = 0$	typ.(2)	4	1	

Note:

4

At f = fMAX, address and data inputs are cycling at the maximum frequency, f = 0 means no input lines change.
 Typical values are measured at VDD = 5V, TA = 25°C and not 100% tested.



READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Min.	Max.	Unit	
t rc	Read Cycle Time	45	_	ns	
taa	Address Access Time	_	45	ns	
t oha	Output Hold Time	3	_	ns	
tace	CE Access Time	_	45	ns	
tDOE	OE Access Time	_	20	ns	
thzoe(2)	OE to High-Z Output	0	15	ns	
tLZOE ⁽²⁾	OE to Low-Z Output	5	_	ns	
thzce(2)	CE to High-Z Output	0	15	ns	
tLZCE ⁽²⁾	CE to Low-Z Output	5	_	ns	
tва	LB, UB Access Time	_	45	ns	
t HZB	LB, UB to High-Z Output	0	15	ns	
t LZB	LB, UB to Low-Z Output	0	_	ns	

Notes:

- 1. Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.
- 2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.
- 3. Not 100% tested.

ACTEST CONDITIONS

<u> </u>	
Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	3 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1 and 2

ACTEST LOADS




Figure 1





Figure 2




AC WAVEFORMS

READ CYCLE NO. $1^{(1,2)}$ (Address Controlled) ($\overline{CE} = \overline{OE} = V_{IL}$, \overline{UB} or $\overline{LB} = V_{IL}$)



READ CYCLE NO. 2^(1,3) (\overline{CE} , \overline{OE} and $\overline{UB}/\overline{LB}$ Controlled)



Notes:

- 1. $\overline{\text{WE}}$ is HIGH for a Read Cycle.
- 2. The device is continuously selected. \overline{OE} , \overline{CE} , \overline{UB} , or $\overline{LB} = V_{IL}$.
- 3. Address is valid prior to or coincident with $\overline{\text{CE}}$ LOW transition.



WRITE CYCLE SWITCHING CHARACTERISTICS(1,3) (Over Operating Range)

-45							
Symbol	Parameter	Min.	Max.	Unit			
twc	Write Cycle Time	45	_	ns			
tsce	CE to Write End	35	_	ns			
taw	Address Setup Time to Write End	35	_	ns			
tha	Address Hold from Write End	0	_	ns			
tsa	Address Setup Time	0	_	ns			
t PWB	LB, UB Valid to End of Write	35	_	ns			
t _{PWE1}	WE Pulse Width (OE =High)	35	_	ns			
tPWE2	WE Pulse Width (OE=Low)	35	_	ns			
tsp	Data Setup to Write End	25	_	ns			
thd	Data Hold from Write End	0	_	ns			
thzwe ⁽²⁾	WE LOW to High-Z Output	_	20	ns			
tlzwe ⁽²⁾	WE HIGH to Low-Z Output	5	_	ns			

Notes:

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


^{1.} Test conditions assume signal transition times of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V and output loading specified in Figure 1.

^{3.} The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{UB}}$ or $\overline{\text{LB}}$, and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.



AC WAVEFORMS

WRITE CYCLE NO. 1 (WE Controlled)(1,2)




Notes:


- 1. WRITE is an internally generated signal asserted during an overlap of the LOW states on the $\overline{\text{CE}}$ and $\overline{\text{WE}}$ inputs and at least one of the LB and UB inputs being in the LOW state.
- 2. WRITE = (\overline{CE}) [(\overline{LB}) = (\overline{UB})] (\overline{WE}) .



WRITE CYCLE NO. 2 (OE is HIGH During Write Cycle) (1,2)



WRITE CYCLE NO. 3 (OE is LOW During Write Cycle) (1)




Notes:

- 1. The internal write time is defined by the overlap of $\overline{\text{CE}}$ LOW and $\overline{\text{WE}}$ LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the Write.
- 2. I/O will assume the High-Z state if $\overline{OE} \ge V_{IH}$.



WRITE CYCLE NO. 4 (UB/LB Back to Back Write)






DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition		Min.	Max.	Unit
VDR	VDD for Data Retention	See Data Retention Waveform		2.0	5.5	V
IDR	Data Retention Current	$V_{DD} = 2.0V, \overline{CE} \ge V_{DD} - 0.2V$	Com.	_	10	μΑ
		$V_{\text{IN}} \geq V_{\text{DD}} - 0.2V, \text{or} V_{\text{IN}} \leq V_{\text{SS}} + 0.2V$	Ind.	_	15	
			Auto.	_	35	
			typ. (1)	2		
tsdr	Data Retention Setup Time	See Data Retention Waveform		0	_	ns
trdr	Recovery Time	See Data Retention Waveform		t rc	_	ns

Note:

DATA RETENTION WAVEFORM (CE Controlled)



^{1.} Typical Values are measured at $V_{DD} = 5V$, $T_A = 25^{\circ}C$ and not 100% tested.

IS62C25616BL, IS65C25616BL



ORDERING INFORMATION: IS62C25616BL

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package	
45	IS62C25616BL-45TI	44-pin TSOP-II	
IS62C25616BL-45	TLI 44-pin TSOP-II, Lead-free		

Automotive Range: -40°C to +125°C

Speed (ns)	Order Part No.	Package	
45	IS65C25616BL-45CTLA3	44-pin TSOP-II, Lead-free, Copper Leadframe	

