mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



IS62WV10248BLL



MARCH 2006

1M x 8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM

FEATURES

- High-speed access time: 55ns, 70ns
- CMOS low power operation: 36 mW (typical) operating
 12 μW (typical) CMOS standby
- TTL compatible interface levels
- Single power supply:
 - 2.5V--3.6V VDD (IS62WV10248BLL)
- Fully static operation: no clock or refresh required
- Three state outputs
- Industrial temperature available
- Lead-free available

DESCRIPTION


The *ISSI* IS62WV10248BLL is a high-speed, 8M bit static RAMs organized as 1M words by 8 bits. It is fabricated using *ISSI*'s high-performance CMOS technology. This highly reliable process coupled with innovative circuit design techniques, yields high-performance and low power consumption devices.

When $\overline{CS1}$ is HIGH (deselected) or when CS2 is LOW (deselected), the device assumes a standby mode at which the power dissipation can be reduced down with CMOS input levels.

Easy memory expansion is provided by using Chip Enable and Output Enable inputs. The active LOW Write Enable (WE) controls both writing and reading of the memory.

The IS62WV10248BLL is packaged in the JEDEC standard 48-pin mini BGA (7.2mm x 8.7mm).

FUNCTIONAL BLOCK DIAGRAM



Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.




PIN DESCRIPTIONS

A0-A19	Address Inputs
CS1	Chip Enable 1 Input
CS2	Chip Enable 2 Input
ŌĒ	Output Enable Input
WE	Write Enable Input
I/00-I/07	Input/Output
NC	NoConnection
Vdd	Power
GND	Ground

PIN CONFIGURATION

48-pin mini BGA (B) (7.2mm x 8.7mm)



TRUTH TABLE

Mode	WE	CS1	CS2	ŌĒ	I/O Operation	VDD Current
Not Selected	Х	Н	Х	Х	High-Z	ISB1, ISB2
(Power-down)	Х	Х	L	Х	High-Z	ISB1, ISB2
Output Disabled	H k	L	Н	Н	High-Z	lcc
Read	Н	L	Н	L	Dout	lcc
Write	L	L	Н	Х	DIN	lcc

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Parameter	Value	Unit	
VTERM	Terminal Voltage with Respect to GND	-0.2 to VDD+0.3	V	
Vdd	VDD Related to GND	-0.2 to +3.8	V	
Тѕтс	Storage Temperature	–65 to +150	C°	
Рт	Power Dissipation	1.0	W	

Note:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

OPERATING RANGE (VDD)

Range	Ambient Temperature	IS62WV10248BLL
Commercial	0°C to +70°C	2.5V - 3.6V
Industrial	-40°C to +85°C	2.5V - 3.6V

DC ELECTRICAL CHARACTERISTICS (Over Operating Range)

Symbol	Parameter	Test Conditions	VDD	Min.	Max.	Unit
Vон	Output HIGH Voltage	Іон = -1 mA	2.5-3.6V	2.2	—	V
Vol	Output LOW Voltage	lo∟ = 2.1 mA	2.5-3.6V		0.4	V
Vih	Input HIGH Voltage		2.5-3.6V	2.2	Vdd + 0.3	V
$VIL^{(1)}$	Input LOW Voltage		2.5-3.6V	-0.2	0.6	V
Ili	Input Leakage	$GND \leq V_{\text{IN}} \leq V_{\text{DD}}$		-1	1	μA
Ilo	Output Leakage	$GND \le VOUT \le VDD, OUT \le VDD$	utputs Disabled	-1	1	μA

Notes:

1. VIL (min.) = -1.0V for pulse width less than 10 ns.

CAPACITANCE⁽¹⁾

Symbol	Parameter	Conditions	Max.	Unit	
CIN	Input Capacitance	$V_{IN} = 0V$	8	pF	
Соит	Input/Output Capacitance	Vout = 0V	10	pF	

Note:


1. Tested initially and after any design or process changes that may affect these parameters.


AC TEST CONDITIONS

Parameter	IS62WV10248BLL (Unit)
Input Pulse Level	0.4 to VDD-0.3V
Input Rise and Fall Times	5 ns
Input and Output Timing and Reference Level	VREF
Output Load	See Figures 1 and 2

	IS62WV10248BLL	
	2.5V - 3.6V	
R1(Ω)	1029	
R2(Ω)	1728	
VREF	1.5V	
Vtm	2.8V	

AC TEST LOADS







POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range) IS62WV10248BLL

Symbol	Parameter	Test Conditions		Max. 55	Max. 70	Unit
lcc	VDD Dynamic Operating	VDD=Max.,	Com.	30	25	mA
	Supply Current	IOUT=0mA, f=fmax	Ind.	35	30	
lcc1	Operating Supply	VDD=Max., CS1=0.2V	Com.	5	5	mA
	Current	$\overline{WE} = VDD - 0.2V$	Ind.	5	5	
		CS2=VDD-0.2V,f=1MHz	2			
ISB1	TTL Standby Current	VDD=Max.,	Com.	0.3	0.3	mA
	(TTLInputs)	$\frac{V_{IN} = V_{IH} \text{ or } V_{IL}}{CS1} = V_{IH}, CS2 = V_{IL},$ f = 1 MHz	Ind.	0.3	0.3	
ISB2	CMOS Standby	VDD=Max.,	Com.	20	20	μA
	Current (CMOS Inputs)	$\overline{\text{CS1}} \ge V_{\text{DD}} - 0.2V$,	Ind.	25	25	1
	,	$\label{eq:cs2} \begin{array}{l} CS2 \leq 0.2V, \\ V_{IN} \geq V_{DD} - 0.2V, or \\ V_{IN} \leq \ 0.2V, f = 0 \end{array}$	typ. ⁽¹⁾	3	3	

Note:

1. Typical Values are measured at $V_{DD} = 3.0V$, $T_A = 25^{\circ}C$ and not 100% tested.

READ CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

		55 r	IS	70 r	IS	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
tRC	Read Cycle Time	55	_	70	_	ns
taa	Address Access Time		55		70	ns
toha	Output Hold Time	10	_	10		ns
tacs1/tacs2	CS1/CS2 Access Time		55		70	ns
t DOE	OE Access Time		25		35	ns
thzoe ⁽²⁾	OE to High-Z Output		20		25	ns
tlzoe ⁽²⁾	OE to Low-Z Output	5	_	5		ns
tHZCS1/tHZCS2 ⁽²⁾	CS1/CS2 to High-Z Output	0	20	0	25	ns
tLZCS1/tLZCS2 ⁽²⁾	CS1/CS2 to Low-Z Output	10		10		ns


Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0.4V to VpD-0.3V and output loading specified in Figure 1.

2. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.


AC WAVEFORMS

READ CYCLE NO. $1^{(1,2)}$ (Address Controlled) ($\overline{CS1} = \overline{OE} = VIL$, $CS2 = \overline{WE} = VIH$)



AC WAVEFORMS

READ CYCLE NO. 2^(1,3) (CS1, CS2, OE Controlled)



Notes:

1. WE is HIGH for a Read Cycle.

- 2. The device is continuously selected. \overline{OE} , $\overline{CS1}$ = VIL. CS2= \overline{WE} =VIH.
- 3. Address is valid prior to or coincident with CS1 LOW and CS2 HIGH transition.

WRITE CYCLE SWITCHING CHARACTERISTICS^(1,2) (Over Operating Range)

		55	ns	70	ns	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
twc	Write Cycle Time	55	—	70	_	ns
tscs1/tscs2	CS1/CS2 to Write End	45		60		ns
taw	Address Setup Time to Write End	45	—	60		ns
t ha	Address Hold from Write End	0	_	0		ns
t sa	Address Setup Time	0	—	0		ns
tPWE ⁽⁴⁾	WE Pulse Width	40	_	50		ns
tsd	Data Setup to Write End	25	—	30		ns
t HD	Data Hold from Write End	0	_	0		ns
tHZWE ⁽³⁾	WE LOW to High-Z Output	_	25		25	ns
tlzwe ⁽³⁾	WE HIGH to Low-Z Output	5	_	5		ns

Notes:

1. Test conditions assume signal transition times of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0.4V to VDD-0.3V and output loading specified in Figure 1.


2. The internal write time is defined by the overlap of CS1 LOW, CS2 HIGH and WE LOW. All signals must be in valid states to initiate a Write, but any one can go inactive to terminate the Write. The Data Input Setup and Hold timing are referenced to the rising or falling edge of the signal that terminates the write.


3. Tested with the load in Figure 2. Transition is measured ±500 mV from steady-state voltage. Not 100% tested.

4. tPWE > tHZWE + tSD when \overline{OE} is LOW.

AC WAVEFORMS


WRITE CYCLE NO. 1 ($\overline{CS1}/CS2$ Controlled, \overline{OE} = HIGH or LOW)





WRITE CYCLE NO. 2 (WE Controlled: OE is HIGH During Write Cycle)


WRITE CYCLE NO. 3 (WE Controlled: OE is LOW During Write Cycle)




DATA RETENTION SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition	Min.	Max.	Unit
Vdr	VDD for Data Retention	See Data Retention Waveform	1.2	3.6	V
I DR	Data Retention Current	$V_{DD} = 1.2V, \overline{CS1} \ge V_{DD} - 0.2V$	_	20	μA
tsdr	Data Retention Setup Time	See Data Retention Waveform	0	—	ns
t RDR	Recovery Time	See Data Retention Waveform	tRC	—	ns

DATA RETENTION WAVEFORM (CS1 Controlled)



DATA RETENTION WAVEFORM (CS2 Controlled)




ORDERING INFORMATION: IS62WV10248BLL (2.5V - 3.6V)

Industrial Range: -40°C to +85°C

Speed (ns)	Order Part No.	Package
55	IS62WV10248BLL-55BI IS62WV10248BLL-55BLI	mini BGA (7.2mm x 8.7mm) mini BGA (7.2mm x 8.7mm), Lead-free
70	IS62WV10248BLL-70BI	mini BGA (7.2mm x 8.7mm)
70	IS62WV10248BLL-70XI	DIE



Mini Ball Grid Array Package Code: B (48-pin)



0.148BSC

0.030BSC

0.012 0.014 0.016

E1

e b 3.75BSC

0.75BSC

0.30 0.35 0.40