

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



### Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







### **Esses winbond sesses**

### ISD2560/75/90/120

SINGLE-CHIP, MULTIPLE-MESSAGES,
VOICE RECORD/PLAYBACK DEVICE
60-, 75-, 90-, AND 120-SECOND DURATION



#### 1. GENERAL DESCRIPTION


Winbond's ISD2500 ChipCorder<sup>®</sup> Series provide high-quality, single-chip, Record/Playback solutions for 60- to 120-second messaging applications. The CMOS devices include an on-chip oscillator, microphone preamplifier, automatic gain control, antialiasing filter, smoothing filter, speaker amplifier, and high density multi-level storage array. In addition, the ISD2500 is microcontroller compatible, allowing complex messaging and addressing to be achieved. Recordings are stored into on-chip nonvolatile memory cells, providing zero-power message storage. This unique, single-chip solution is made possible through Winbond's patented multilevel storage technology. Voice and audio signals are stored directly into memory in their natural form, providing high-quality, solid-state voice reproduction.

#### 2. FEATURES

- Easy-to-use single-chip, voice record/playback solution
- · High-quality, natural voice/audio reproduction
- Single-chip with duration of 60, 75, 90, or 120 seconds.
- · Manual switch or microcontroller compatible
- Playback can be edge- or level-activated
- · Directly cascadable for longer durations
- Automatic power-down (push-button mode)
  - Standby current 1 µA (typical)
- · Zero-power message storage
  - Eliminates battery backup circuits
- Fully addressable to handle multiple messages
- 100-year message retention (typical)
- 100,000 record cycles (typical)
- · On-chip clock source
- Programmer support for play-only applications
- Single +5 volt power supply
- · Available in die form, PDIP, SOIC and TSOP packaging
- Packaged type: leaded and lead-free
- Temperature = die (0°C to +50°C) and package (0°C to +70°C)

## reses winbond sesses

#### 3. BLOCK DIAGRAM



- 3 -

### ISD2560/75/90/120


## **Esses winbond sesses**

4.	ΓΔ	BI	F	OF	CO	NTE	NTS

1. GENERAL DESCRIPTION	2
2. FEATURES	2
3. BLOCK DIAGRAM	3
4. TABLE OF CONTENTS	4
5. PIN CONFIGURATION	5
6. PIN DESCRIPTION	6
7. FUNCTIONAL DESCRIPTION	10
7.1. Detailed Description	10
7.2. Operational Modes	11
7.2.1. Operational Modes Description	12
8. TIMING DIAGRAMS	16
9. ABSOLUTE MAXIMUM RATINGS	19
9.1 Operating Conditions	20
10. ELECTRICAL CHARACTERISTICS	21
10.1. Parameters For Packaged Parts	21
10.1.1. Typical Parameter Variation with Voltage and Temperature (Packaged Parts)	24
10.2. Parameters For Die	25
10.2.1. Typical Parameter Variation with Voltage and Temperature (Die)	28
10.3. Parameters For Push-Button Mode	29
11. TYPICAL APPLICATION CIRCUIT	30
12. PACKAGE DRAWING AND DIMENSIONS	35
12.1. 28-Lead 300-Mil Plastic Small Outline IC (SOIC)	35
12.2. 28-Lead 600-Mil Plastic Dual Inline Package (PDIP)	36
12.3. 28-Lead 8x13.4mm Plastic Thin Small Outline Package (TSOP) Type 1	37
12.4. 28-Lead 8x13.4mm Plastic Thin Small Outline Package (TSOP) Type 1 - IQC	38
12.5. ISD2560/75/95/120 Product Bonding Physical Layout (Die) [1]	39
13. ORDERING INFORMATION	41
14 VEDSION HISTORY	45



#### 5. PIN CONFIGURATION



<sup>\*</sup> Same pinouts for ISD2575 / 2590 / 25120 products

# **Esses winbond sesses**

#### 6. PIN DESCRIPTION

	PIN	NO.		
PIN NAME	SOIC/ PDIP	TSOP	FUNCTION	
Ax/Mx	1-10/ 1-7	8-17/ 8-14	Address/Mode Inputs: The Address/Mode Inputs have two functions depending on the level of the two Most Significant Bits (MSB) of the address pins (A8 and A9).	
			If either or both of the two MSBs are LOW, the inputs are all interpreted as address bits and are used as the start address for the current record or playback cycle. The address pins are inputs only and do not output any internal address information during the	
			operation. Address inputs are latched by the falling edge of $\overline{{\sf CE}}$ .	
			If both MSBs are HIGH, the Address/Mode inputs are interpreted as Mode bits according to the Operational Mode table on page 12. There are six operational modes (M0M6) available as indicated in the table. It is possible to use multiple operational modes simultaneously. Operational Modes are sampled on each falling	
			edge of $\overline{\text{CE}}$ , and thus Operational Modes and direct addressing are mutually exclusive.	
AUX IN	11	18	Auxiliary Input: The Auxiliary Input is multiplexed through to the	
			output amplifier and speaker output pins when $\overline{CE}$ is HIGH, P/R is HIGH, and playback is currently not active or if the device is in playback overflow. When cascading multiple ISD2500 devices, the AUX IN pin is used to connect a playback signal from a following device to the previous output speaker drivers. For noise considerations, it is suggested that the auxiliary input not be driven when the storage array is active.	
V <sub>SSA</sub> , V <sub>SSD</sub>	13, 12	20, 19	<b>Ground</b> : The ISD2500 series of devices utilizes separate analog and digital ground busses. These pins should be connected separately through a low-impedance path to power supply ground.	
SP+/SP-	14/15	21/22	<b>Speaker Outputs</b> : All devices in the ISD2500 series include an onchip differential speaker driver, capable of driving 50 mW into 16 $\Omega$ from AUX IN (12.2mW from memory).	
			$^{[1]}$ The speaker outputs are held at $V_{\rm SSA}$ levels during record and power down. It is therefore not possible to parallel speaker outputs of multiple ISD2500 devices or the outputs of other speaker drivers.	
			<sup>[2]</sup> A single-end output may be used (including a coupling capacitor between the SP pin and the speaker). These outputs may be used individually with the output signal taken from either pin. However, the use of single-end output results in a 1 to 4 reduction in its output power.	

Connection of speaker outputs in parallel may cause damage to the device.

Never ground or drive an unused speaker output.

## massa winbond sassa

	PIN	NO.	FUNCTION	
PIN NAME	SOIC/ PDIP	TSOP		
V <sub>CCA</sub> , V <sub>CCD</sub>	16, 28	23, 7	<b>Supply Voltage</b> : To minimize noise, the analog and digital circuits in the ISD2500 series devices use separate power busses. These voltage busses are brought out to separate pins and should be tied together as close to the supply as possible. In addition, these supplies should be decoupled as close to the package as possible.	
MIC	17	24	<b>Microphone</b> : The microphone pin transfers input signal to the onchip preamplifier. A built-in Automatic Gain Control (AGC) circuit controls the gain of this preamplifier from $-15$ to 24dB. An external microphone should be AC coupled to this pin via a series capacitor. The capacitor value, together with the internal 10 KΩ resistance on this pin, determines the low-frequency cutoff for the ISD2500 series passband. See Winbond's Application Information for additional information on low-frequency cutoff calculation.	
MIC REF	18	25	<b>Microphone Reference</b> : The MIC REF input is the inverting input to the microphone preamplifier. This provides a noise-canceling or common-mode rejection input to the device when connected to a differential microphone.	
AGC	19	26	<b>Automatic Gain Control</b> : The AGC dynamically adjusts the gain of the preamplifier to compensate for the wide range of microphone input levels. The AGC allows the full range of whispers to loud sounds to be recorded with minimal distortion. The "attack" time is determined by the time constant of a 5 KΩ internal resistance and an external capacitor (C2 on the schematic of Figure 5 in section 11) connected from the AGC pin to $V_{\rm SSA}$ analog ground. The "release" time is determined by the time constant of an external resistor (R2) and an external capacitor (C2) connected in parallel between the AGC pin and $V_{\rm SSA}$ analog ground. Nominal values of 470 KΩ and 4.7 μF give satisfactory results in most cases.	
ANA IN	20	27	<b>Analog Input</b> : The analog input transfers analog signal to the chip for recording. For microphone inputs, the ANA OUT pin should be connected via an external capacitor to the ANA IN pin. This capacitor value, together with the 3.0 K $\Omega$ input impedance of ANA IN, is selected to give additional cutoff at the low-frequency end of the voice passband. If the desired input is derived from a source other than a microphone, the signal can be fed, capacitively coupled, into the ANA IN pin directly.	
ANA OUT	21	28	<b>Analog Output</b> : This pin provides the preamplifier output to the user. The voltage gain of the preamplifier is determined by the voltage level at the AGC pin.	

- 7 -

Publication Release Date: April 24, 2006 Revision 1.2

# **Esses winbond**

	PIN	NO.		
PIN NAME	SOIC/ PDIP	TSOP	FUNCTION	
OVF	22	1	<b>Overflow</b> : This signal pulses LOW at the end of memory array, indicating the device has been filled and the message has	
			overflowed. The OVF output then follows the CE input until a PD pulse has reset the device. This pin can be used to cascade several ISD2500 devices together to increase record/playback durations.	
CE	23	2	Chip Enable: The CE input pin is taken LOW to enable all playback and record operations. The address pins and playback/record pin (P/R) are latched by the falling edge of CE.  CE has additional functionality in the M6 (Push-Button) Operational Mode as described in the Operational Mode section.	
PD	24	3	<b>Power Down</b> : When neither record nor playback operation, the PD pin should be pulled HIGH to place the part in standby mode (see	
			I <sub>SB</sub> specification). When overflow ( $\overline{\text{OVF}}$ ) pulses LOW for an overflow condition, PD should be brought HIGH to reset the address pointer back to the beginning of the memory array. The PD pin has additional functionality in the M6 (Push-Button) Operation Mode as described in the Operational Mode section.	
EOM	25	4	End-Of-Message: A nonvolatile marker is automatically inserted at the end of each recorded message. It remains there until the	
			message is recorded over. The $\overline{\text{EOM}}$ output pulses LOW for a period of $T_{\text{EOM}}$ at the end of each message.	
			In addition, the ISD2500 series has an internal $V_{\text{CC}}$ detect circuit to maintain message integrity should $V_{\text{CC}}$ fall below 3.5V. In this case,	
			EOM goes LOW and the device is fixed in Playback-only mode.	
			When the device is configured in Operational Mode M6 (Push-Button Mode), this pin provides an active-HIGH signal, indicating the device is currently recording or playing. This signal can conveniently drive an LED for visual indicator of a record or playback operation in process.	

## massa winbond sassa

	PIN	NO.				
PIN NAME	SOIC/ PDIP	TSOP		FUN	ICTION	
XCLK	26	5	<b>External Clock</b> : The external clock input has an internal pull-down device. The device is configured at the factory with an internal sampling clock frequency centered to $\pm 1$ percent of specification. The frequency is then maintained to a variation of $\pm 2.25$ percent over the entire commercial temperature and operating voltage ranges. If greater precision is required, the device can be clocked through the XCLK pin as follows:			
			Part Number	Sample Rate	Required Clock	
			ISD2560	8.0 kHz	1024 kHz	
			ISD2575	6.4 kHz	819.2 kHz	
			ISD2590	5.3 kHz	682.7 kHz	
			ISD25120	4.0 kHz	512 kHz	
			These recommended clock rates should not be varied because the antialiasing and smoothing filters are fixed, and aliasing problems can occur if the sample rate differs from the one recommended. The duty cycle on the input clock is not critical, as the clock is immediately divided by two. If the XCLK is not used, this input must be connected to ground.			
P/R	27	6	Playback/Record: The P/R input pin is latched by the falling edge			
			of the CE pin. A HIGH level selects a playback cycle while a LOW level selects a record cycle. For a record cycle, the address pins provide the starting address and recording continues until PD or			
			CE is pulled H	IGH or an overfl	ow is detected (i.e	e. the chip is full).
			When a record	When a record cycle is terminated by pulling PD or $\overline{\sf CE}$ HIGH,		
			then End-Of-Message (EOM) marker is stored at the current address in memory. For a playback cycle, the address inputs			
			provide the starting address and the device will play until an EOM			
			marker is encou	intered. The dev	rice can continue	to pass an EOM
				marker is encountered. The device can continue to pass an EOM marker if CE is held LOW in address mode, or in an Operational Mode. (See Operational Modes section)		

-9-

Publication Release Date: April 24, 2006 Revision 1.2



#### 7. FUNCTIONAL DESCRIPTION

#### 7.1. DETAILED DESCRIPTION

#### Speech/Sound Quality

The Winbond's ISD2500 series includes devices offered at 4.0, 5.3, 6.4, and 8.0 kHz sampling frequencies, allowing the user a choice of speech quality options. Increasing the duration within a product series decreases the sampling frequency and bandwidth, which affects the sound quality. Please refer to the ISD2560/75/90/120 Product Summary table below to compare the duration, sampling frequency and filter pass band.

The speech samples are stored directly into the on-chip nonvolatile memory without any digitization and compression associated like other solutions. Direct analog storage provides a very true, natural sounding reproduction of voice, music, tones, and sound effects not available with most solid state digital solutions.

#### **Duration**

To meet various system requirements, the ISD2560/75/90/120 products offer single-chip solutions at 60, 75, 90, and 120 seconds. Parts may also be cascaded together for longer durations.

Part Number	Duration (Seconds)	Input Sample Rate (kHz)	Typical Filter Pass Band * (kHz)
ISD2560	60	8.0	3.4
ISD2575	75	6.4	2.7
ISD2590	90	5.3	2.3
ISD25120	120	4.0	1.7

**TABLE 1: ISD2560/75/90/120 PRODUCT SUMMARY** 

#### **EEPROM Storage**

One of the benefits of Winbond's ChipCorder® technology is the use of on-chip nonvolatile memory, providing zero-power message storage. The message is retained for up to 100 years typically without power. In addition, the device can be re-recorded typically over 100,000 times.

#### **Microcontroller Interface**

In addition to its simplicity and ease of use, the ISD2500 series includes all the interfaces necessary for microcontroller-driven applications. The address and control lines can be interfaced to a microcontroller and manipulated to perform a variety of tasks, including message assembly, message concatenation, predefined fixed message segmentation, and message management.

<sup>\* 3</sup>db roll-off point



#### **Programming**

The ISD2500 series is also ideal for playback-only applications, where single or multiple messages are referenced through buttons, switches, or a microcontroller. Once the desired message configuration is created, duplicates can easily be generated via a gang programmer.

#### 7.2. OPERATIONAL MODES

The ISD2500 series is designed with several built-in Operational Modes that provide maximum functionality with minimum external components. These modes are described in details as below. The Operational Modes are accessed via the address pins and mapped beyond the normal message address range. When the two Most Significant Bits (MSB), A8 and A9, are HIGH, the remaining address signals are interpreted as mode bits and not as address bits. Therefore, Operational Modes and direct addressing are not compatible and cannot be used simultaneously.

There are two important considerations for using Operational Modes. First, all operations begin initially at address 0 of its memory. Later operations can begin at other address locations, depending on the Operational Mode(s) chosen. In addition, the address pointer is reset to 0 when the device is changed from record to playback, playback to record (except M6 mode), or when a Power-Down cycle is executed.

Second, Operational Modes are executed when CE goes LOW. This Operational Mode remains in effect until the next LOW-going  $\overline{\text{CE}}$  signal, at which point the current mode(s) are sampled and executed.

**TABLE 2: OPERATIONAL MODES** 

Mode [1]	Function	Typical Use	Jointly Compatible [2]
MO	Message cueing	Fast-forward through messages	M4, M5, M6
M1	Delete EOM markers	Position EOM marker at the end of the last message	M3, M4, M5, M6
M2	Not applicable	Reserved	N/A
М3	Looping	Continuous playback from Address 0	M1, M5, M6
M4	Consecutive addressing	Record/playback multiple consecutive messages	M0, M1, M5
M5	CE level-activated	Allows message pausing	M0, M1, M3, M4
M6	Push-button control	Simplified device interface	M0, M1, M3

Publication Release Date: April 24, 2006 Revision 1.2

<sup>[1]</sup> Besides mode pin needed to be "1", A8 and A9 pin are also required to be "1" in order to enter into the related operational mode.

<sup>[2]</sup> Indicates additional Operational Modes which can be used simultaneously with the given mode.



#### 7.2.1. Operational Modes Description

The Operational Modes can be used in conjunction with a microcontroller, or they can be hardwired to provide the desired system operation.

#### M0 - Message Cueing

Message Cueing allows the user to skip through messages, without knowing the actual physical addresses of each message. Each  $\overline{\text{CE}}$  LOW pulse causes the internal address pointer to skip to the next message. This mode is used for playback only, and is typically used with the M4 Operational Mode.

#### M1 - Delete EOM Markers

The M1 Operational Mode allows sequentially recorded messages to be combined into a single message with only one  $\overline{\text{EOM}}$  marker set at the end of the final message. When this Operational Mode is configured, messages recorded sequentially are played back as one continuous message.

#### M2 - Unused

When Operational Modes are selected, the M2 pin should be LOW.

#### M3 – Message Looping

The M3 Operational Mode allows for the automatic, continuously repeated playback of the message located at the beginning of the address space. A message can completely fill the ISD2500 device and will loop from beginning to end without  $\overline{\text{OVF}}$  going LOW.

#### M4 - Consecutive Addressing

During normal operation, the address pointer will reset when a message is played through an EOM marker. The M4 Operational Mode inhibits the address pointer reset on  $\overline{\text{EOM}}$ , allowing messages to be played back consecutively.

#### M5 - CE-Level Activated

The default mode for ISD2500 devices is for CE to be edge-activated on playback and level-activated on record. The M5 Operational Mode causes the  $\overline{\text{CE}}$  pin to be interpreted as level-activated as opposed to edge-activated during playback. This is especially useful for terminating playback operations using the  $\overline{\text{CE}}$  signal. In this mode,  $\overline{\text{CE}}$  LOW begins a playback cycle, at the beginning of the device memory. The playback cycle continues as long as  $\overline{\text{CE}}$  is held LOW. When  $\overline{\text{CE}}$  goes HIGH, playback will immediately end. A new  $\overline{\text{CE}}$  LOW will restart the message from the beginning unless M4 is also HIGH.



#### M6 - Push-Button Mode

The ISD2500 series contain a Push-Button Operational Mode. The Push-Button Mode is used primarily in very low-cost applications and is designed to minimize external circuitry and components, thereby reducing system cost. In order to configure the device in Push-Button Operational Mode, the two most significant address bits must be HIGH, and the M6 mode pin must also be HIGH. A device in this mode always powers down at the end of each playback or record cycle after  $\overline{CE}$  goes HIGH.

When this operational mode is implemented, three of the pins on the device have alternate functionality as described in the table below.

Pin Name	Alternate Functionality in Push-Button Mode			
CE	Start/Pause Push-Button (LOW pulse-activated)			
PD	Stop/Reset Push-Button (HIGH pulse-activated)			
EOM	Active-HIGH Run Indicator			

**TABLE 3: ALTERNATE FUNCTIONALITY IN PINS** 

#### CE (START/PAUSE)

In Push-Button Operational Mode, CE acts as a LOW-going pulse-activated START/PAUSE signal. If no operation is currently in progress, a LOW-going pulse on this signal will initiate a playback or record cycle according to the level on the P/R pin. A subsequent pulse on the  $\overline{CE}$  pin, before an  $\overline{EOM}$  is reached in playback or an overflow condition occurs, will pause the current operation, and the address counter is not reset. Another  $\overline{CE}$  pulse will cause the device to continue the operation from the place where it is paused.

#### PD (STOP/RESET)

In Push-Button Operational Mode, PD acts as a HIGH-going pulse-activated STOP/RESET signal. When a playback or record cycle is in progress and a HIGH-going pulse is observed on PD, the current cycle is terminated and the address pointer is reset to address 0, the beginning of the message space.

#### EOM (RUN)

In Push-Button Operational Mode, EOM becomes an active-HIGH RUN signal which can be used to drive an LED or other external device. It is HIGH whenever a record or playback operation is in progress.

#### **Recording in Push-Button Mode**

1. The PD pin should be LOW, usually using a pull-down resistor.



- 2. The P/R pin is taken LOW.
- 3. The  $\overline{\text{CE}}$  pin is pulsed LOW. Recording starts,  $\overline{\text{EOM}}$  goes HIGH to indicate an operation in progress.
- 4. When the  $\overline{\text{CE}}$  pin is pulsed LOW. Recording pauses,  $\overline{\text{EOM}}$  goes back LOW. The internal address pointers are not cleared, but the  $\overline{\text{EOM}}$  marker is stored in memory to indicate as the message end. The P/R pin may be taken HIGH at this time. Any subsequent  $\overline{\text{CE}}$  would start a playback at address 0.
- 5. The CE pin is pulsed LOW. Recording starts at the next address after the previous set  $\overline{\text{EOM}}$  marker.  $\overline{\text{EOM}}$  goes back HIGH.<sup>[3]</sup>
- 6. When the recording sequences are finished, the final CE pulse LOW will end the last record cycle, leaving a set  $\overline{\text{EOM}}$  marker at the message end. Recording may also be terminated by a HIGH level on PD, which will leave a set  $\overline{\text{EOM}}$  marker.

#### Playback in Push-Button Mode

- 1. The PD pin should be LOW.
- 2. The P/R pin is taken HIGH.
- 3. The CE pin is pulsed LOW. Playback starts, EOM goes HIGH to indicate an operation in progress.
- 4. If the CE pin is pulsed LOW or an EOM marker is encountered during an operation, the part will pause. The internal address pointers are not cleared, and EOM goes back LOW. The P/R pin may be changed at this time. A subsequent record operation would not reset the address pointers and the recording would begin where playback ended.
- 5. CE is again pulsed LOW. Playback starts where it left off, with EOM going HIGH to indicate an operation in progress.
- 6. Playback continues as in steps 4 and 5 until PD is pulsed HIGH or overflow occurs.
- 7. If in overflow, pulling CE LOW will reset the address pointer and start playback from the beginning. After a PD pulse, the part is reset to address 0.

Note: Push-Button Mode can be used in conjunction with modes M0, M1, and M3.

<sup>[3]</sup> If the M1 Operational Mode pin is also HIGH, the just previously written EOM bit is erased, and recording starts at that



#### **Good Audio Design Practices**

Winbond products are very high-quality single-chip voice recording and playback systems. To ensure the highest quality voice reproduction, it is important that good audio design practices on layout and power supply decoupling be followed. See Application Information or below links for details.

Good Audio Design Practices


http://www.winbond-usa.com/products/isd\_products/chipcorder/applicationinfo/apin11.pdf

Single-Chip Board Layout Diagrams


http://www.winbond-usa.com/products/isd\_products/chipcorder/applicationinfo/apin12.pdf

## see winbond eese

#### 8. TIMING DIAGRAMS




**FIGURE 1: RECORD** 



**FIGURE 2: PLAYBACK** 

### winbond !



**FIGURE 3: PUSH-BUTTON MODE RECORD** 




FIGURE 4: PUSH-BUTTON MODE PLAYBACK

#### ISD2560/75/90/120



#### Notes for Push-Button modes:

- 1. A9, A8, and A6 = 1 for push-button operation.
- 2. The first CE LOW pulse performs a start function.
- 3. The part will begin to play or record after a power-up delay  $T_{\text{PUD}}$ .
- 4. The part must have CE HIGH for a debounce period T<sub>DB</sub> before it will recognize another falling edge of CE and pause.
- 5. The second CE LOW pulse, and every even pulse thereafter, performs a Pause function.
- 6. Again, the part must have CE HIGH for a debounce period  $T_{DB}$  before it will recognize another falling edge of  $\overline{CE}$ , which would restart an operation. In addition, the part will not do an internal power down until  $\overline{CE}$  is HIGH for the  $T_{DB}$  time.
- 7. The third CE LOW pulse, and every odd pulse thereafter, performs a Resume function.
- 8. At any time, a HIGH level on PD will stop the current function, reset the address counter, and power down the device.



#### 9. ABSOLUTE MAXIMUM RATINGS

**TABLE 4: ABSOLUTE MAXIMUM RATINGS (DIE)** 

CONDITION	VALUE
Junction temperature	150°C
Storage temperature range	-65°C to +150°C
Voltage applied to any pad	$(V_{SS} -0.3V)$ to $(V_{CC} +0.3V)$
Voltage applied to any pad (Input current limited to ±20mA)	(V <sub>SS</sub> –1.0V) to (V <sub>CC</sub> +1.0V)
$V_{CC} - V_{SS}$	-0.3V to +7.0V

TABLE 5: ABSOLUTE MAXIMUM RATINGS (PACKAGED PARTS)

CONDITION	VALUE
Junction temperature	150°C
Storage temperature range	-65°C to +150°C
Voltage applied to any pin	$(V_{SS} -0.3V)$ to $(V_{CC} +0.3V)$
Voltage applied to any pin (Input current limited to $\pm 20$ mA)	(V <sub>SS</sub> –1.0V) to (V <sub>CC</sub> +1.0V)
Lead temperature (Soldering – 10sec)	300°C
V <sub>CC</sub> – V <sub>SS</sub>	-0.3V to +7.0V

Note: Stresses above those listed may cause permanent damage to the device. Exposure to the absolute maximum ratings may affect device reliability and performance. Functional operation is not implied at these conditions.

### ISD2560/75/90/120



#### 9.1 OPERATING CONDITIONS

#### **TABLE 6: OPERATING CONDITIONS (DIE)**

CONDITION	VALUE
Commercial operating temperature range	0°C to +50°C
Supply voltage (V <sub>CC</sub> ) [1]	+4.5V to +6.5V
Ground voltage (V <sub>SS</sub> ) <sup>[2]</sup>	0V

#### **TABLE 7: OPERATING CONDITIONS (PACKAGED PARTS)**

CONDITION	VALUE
Commercial operating temperature range [3]	0°C to +70°C
Supply voltage (V <sub>CC</sub> ) <sup>[1]</sup>	+4.5V to +5.5V
Ground voltage (V <sub>SS</sub> ) <sup>[2]</sup>	0V

 $<sup>^{[1]}</sup>$ V $_{CC}$  = V $_{CCA}$  = V $_{CCD}$ 

 $<sup>^{\</sup>boldsymbol{[2]}} \, \boldsymbol{\mathsf{V}}_{\mathrm{SS}} = \boldsymbol{\mathsf{V}}_{\mathrm{SSA}} = \boldsymbol{\mathsf{V}}_{\mathrm{SSD}}$ 

<sup>[3]</sup> Case Temperature



#### 10. ELECTRICAL CHARACTERISTICS

#### 10.1. PARAMETERS FOR PACKAGED PARTS

**TABLE 8: DC PARAMETERS - Packaged Parts** 

PARAMETER	SYMBOL	MIN <sup>[2]</sup>	TYP <sup>[1]</sup>	MAX <sup>[2]</sup>	UNITS	CONDITIONS
Input Low Voltage	V <sub>IL</sub>			0.8	<b>V</b>	
Input High Voltage	V <sub>IH</sub>	2.0			<b>V</b>	
Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 4.0 mA
Output High Voltage	V <sub>OH</sub>	V <sub>CC</sub> - 0.4			V	I <sub>OH</sub> = -10 μA
OVF Output High Voltage	V <sub>OH1</sub>	2.4			V	I <sub>OH</sub> = -1.6 mA
EOM Output High Voltage	$V_{OH2}$	V <sub>CC</sub> – 1.0	V <sub>CC</sub> - 0.8		<b>V</b>	I <sub>OH</sub> = -3.2 mA
V <sub>CC</sub> Current (Operating)	I <sub>CC</sub>		25	30	mA	R <sub>EXT</sub> = ∞ <sup>[3]</sup>
V <sub>CC</sub> Current (Standby)	I <sub>SB</sub>		1	10	μA	[3]
Input Leakage Current	I <sub>IL</sub>			±1	μA	
Input Current HIGH w/Pull Down	I <sub>ILPD</sub>			130	μΑ	Force V <sub>CC</sub> <sup>[4]</sup>
Output Load Impedance	R <sub>EXT</sub>	16			Ω	Speaker Load
Preamp Input Resistance	R <sub>MIC</sub>	4	9	15	ΚΩ	MIC and MIC REF Pins
AUX IN Input Resistance	R <sub>AUX</sub>	5	11	20	ΚΩ	
ANA IN Input Resistance	R <sub>ANA IN</sub>	2.3	3	5	ΚΩ	
Preamp Gain 1	A <sub>PRE1</sub>	21	24	26	dB	AGC = 0.0V
Preamp Gain 2	A <sub>PRE2</sub>		-15	5	dB	AGC = 2.5V
AUX IN/SP+ Gain	A <sub>AUX</sub>		0.98	1.0	V/V	
ANA IN to SP+/- Gain	A <sub>ARP</sub>	21	23	26	dB	
AGC Output Resistance	R <sub>AGC</sub>	2.5	5	9.5	ΚΩ	

#### Notes:

Typical values @  $T_A = 25^\circ$  and  $V_{CC} = 5.0V$ .

<sup>&</sup>lt;sup>[2]</sup> All Min/Max limits are guaranteed by Winbond via electrical testing or characterization. Not all specifications are 100 percent tested.

<sup>[3]</sup> V<sub>CCA</sub> and V<sub>CCD</sub> connected together.

<sup>[4]</sup> XCLK pin only.

### ISD2560/75/90/120

# **Esses winbond sesses**

#### **TABLE 9: AC PARAMETERS – Packaged Parts**

CHARACTERISTIC	SYMBOL	MIN <sup>[2]</sup>	TYP <sup>[1]</sup>	MAX <sup>[2]</sup>	UNITS	CONDITIONS
Sampling Frequency	Fs					
ISD2560			8.0		kHz	[7]
ISD2575			6.4		kHz	[7]
ISD2590			5.3		kHz	[7]
ISD25120			4.0		kHz	[7]
Filter Pass Band	F <sub>CF</sub>					
ISD2560			3.4		kHz	3 dB Roll-Off Point <sup>[3][8]</sup>
ISD2575			2.7		kHz	3 dB Roll-Off Point <sup>[3][8]</sup>
ISD2590			2.3		kHz	3 dB Roll-Off Point <sup>[3][8]</sup>
ISD25120			1.7		kHz	3 dB Roll-Off Point <sup>[3][8]</sup>
Record Duration	T <sub>REC</sub>					
ISD2560		58.1	60.0	62.0	sec	Commercial Operation <sup>[7]</sup>
ISD2575		72.6	75.0	77.5	sec	Commercial Operation <sup>[7]</sup>
ISD2590		87.1	90.0	93.0	sec	Commercial Operation <sup>[7]</sup>
ISD25120		116.1	120.0	123.9	sec	Commercial Operation <sup>[7]</sup>
Playback Duration	T <sub>PLAY</sub>					
ISD2560		58.1	60.0	62.0	sec	Commercial Operation
ISD2575		72.6	75.0	77.5	sec	Commercial Operation
ISD2590		87.1	90.0	93.0	sec	Commercial Operation
ISD25120		116.1	120.0	123.9	sec	Commercial Operation
CE Pulse Width	T <sub>CE</sub>		100		nsec	
Control/Address Setup Time	T <sub>SET</sub>		300		nsec	
Control/Address Hold Time	T <sub>HOLD</sub>		0		nsec	
Power-Up Delay	T <sub>PUD</sub>					
ISD2560		24.1	25.0	27.8	msec	Commercial Operation
ISD2575		30.2	31.3	34.3	msec	Commercial Operation
ISD2590		36.2	37.5	40.8	msec	Commercial Operation
ISD25120		48.2	50.0	53.6	msec	Commercial Operation
PD Pulse Width (record)	T <sub>PDR</sub>					
ISD2560			25.0		msec	
ISD2575			31.25		msec	
ISD2590			37.5		msec	
ISD25120			50.0		msec	



#### TABLE 9: AC PARAMETERS - Packaged Parts (Cont'd)

CHARACTERISTIC	SYMBOL	MIN <sup>[2]</sup>	TYP <sup>[1]</sup>	MAX <sup>[2]</sup>	UNITS	CONDITIONS
PD Pulse Width (Play)	T <sub>PDP</sub>					
ISD2560			12.5		msec	
ISD2575			15.625		msec	
ISD2590			18.75		msec	
ISD25120			25.0		msec	
PD Pulse Width (Static)	T <sub>PDS</sub>		100		nsec	[6]
Power Down Hold	T <sub>PDH</sub>		0		nsec	
EOM Pulse Width	T <sub>EOM</sub>					
ISD2560			12.5		msec	
ISD2575			15.625		msec	
ISD2590			18.75		msec	
ISD25120			25.0		msec	
Overflow Pulse Width	T <sub>OVF</sub>		6.5		µsec	
Total Harmonic Distortion	THD		1	2	%	@ 1 kHz
Speaker Output Power	P <sub>OUT</sub>		12.2	50	mW	$R_{EXT} = 16 \Omega^{[4]}$
Voltage Across Speaker Pins	V <sub>OUT</sub>			2.5	V p-p	R <sub>EXT</sub> = 600 Ω
MIC Input Voltage	V <sub>IN1</sub>			20	mV	Peak-to-Peak <sup>[5]</sup>
ANA IN Input Voltage	V <sub>IN2</sub>			50	mV	Peak-to-Peak
AUX Input Voltage	V <sub>IN3</sub>			1.25	V	Peak-to-Peak; R <sub>EXT</sub> = 16 Ω

#### Notes:

- Typical values @  $T_A = 25$ °C and  $V_{CC} = 5.0$ V.
- All Min/Max limits are guaranteed by Winbond via electrical testing or characterization. Not all specifications are 100 percent tested.
- [3] Low-frequency cutoff depends upon the value of external capacitors (see Pin Descriptions)
- <sup>[4]</sup> From AUX IN; if ANA IN is driven at 50 mV p-p, the  $P_{OUT}$  = 12.2 mW, typical.
- With 5.1 K Ω series resistor at ANA IN.
- T<sub>PDS</sub> is required during a static condition, typically overflow.
- [7] Sampling Frequency and playback Duration can vary as much as ±2.25 percent over the commercial temperature range. For greater stability, an external clock can be utilized (see Pin Descriptions)
- [8] Filter specification applies to the antialiasing filter and the smoothing filter. Therefore, from input to output, expect a 6 dB drop by nature of passing through both filters.

Publication Release Date: April 24, 2006 Revision 1.2


### winbond

10.1.1. Typical Parameter Variation with Voltage and Temperature (Packaged Parts)


**Chart 1: Record Mode Operating** Current (I<sub>cc</sub>) 25 -Operating Current (mA) 20 15 10 5 0 70 -40 25 85 Temperature (C) ■ 5.5 Volts ♦ 4.5 Volts

Chart 3: Standby Current (I<sub>SR</sub>) 1.2 — 1.0 -Standby Current (mA) 8.0 0.6 0.4 0.2 0 -40 25 70 85 Temperature (C) ■ 5.5 Volts ♦ 4.5 Volts

**Chart 2: Total Harmonic Distortion** 



**Chart 4: Oscillator Stability** 





#### 10.2. PARAMETERS FOR DIE

#### **TABLE 10: DC PARAMETERS - Die**

PARAMETER	SYMBOL	MIN <sup>[2]</sup>	TYP <sup>[1]</sup>	MAX <sup>[2]</sup>	UNITS	CONDITIONS
Input Low Voltage	V <sub>IL</sub>			0.8	V	
Input High Voltage	V <sub>IH</sub>	2.0			V	
Output Low Voltage	V <sub>OL</sub>			0.4	V	I <sub>OL</sub> = 4.0 mA
Output High Voltage	V <sub>OH</sub>	V <sub>CC</sub> - 0.4			V	I <sub>OH</sub> = -10 μA
OVF Output High Voltage	V <sub>OH1</sub>	2.4			V	I <sub>OH</sub> = -1.6 mA
EOM Output High Voltage	V <sub>OH2</sub>	V <sub>CC</sub> – 1.0	V <sub>CC</sub> - 0.8		V	I <sub>OH</sub> = -3.2 mA
V <sub>CC</sub> Current (Operating)	I <sub>CC</sub>		25	30	mA	R <sub>EXT</sub> = ∞ <sup>[3]</sup>
V <sub>CC</sub> Current (Standby)	I <sub>SB</sub>		1	10	μA	[2]
Input Leakage Current	I <sub>IL</sub>			±1	μA	
Input Current HIGH w/Pull Down	I <sub>ILPD</sub>			130	μΑ	Force V <sub>CC</sub> [4]
Output Load Impedance	R <sub>EXT</sub>	16			Ω	Speaker Load
Preamp IN Input Resistance	R <sub>MIC</sub>	4	9	15	ΚΩ	MIC and MIC REF Pads
AUX IN Input Resistance	R <sub>AUX</sub>	5	11	20	ΚΩ	
ANA IN Input Resistance	R <sub>ANA IN</sub>	2.3	3	5	ΚΩ	
Preamp Gain 1	A <sub>PRE1</sub>	21	24	26	dB	AGC = 0.0V
Preamp Gain 2	A <sub>PRE2</sub>		-15	5	dB	AGC = 2.5V
AUX IN/SP+ Gain	A <sub>AUX</sub>		0.98	1.0	V/V	
ANA IN to SP+/- Gain	A <sub>ARP</sub>	21	23	26	dB	
AGC Output Resistance	R <sub>AGC</sub>	2.5	5	9.5	ΚΩ	

#### Notes:

Typical values @  $T_A = 25^{\circ}C$  and  $V_{CC} = 5.0V$ .

All Min/Max limits are guaranteed by Winbond via electrical testing or characterization. Not all specifications are 100 percent tested.

<sup>&</sup>lt;sup>[3]</sup> V<sub>CCA</sub> and V<sub>CCD</sub> connected together.

<sup>[4]</sup> XCLK pad only.