

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









NOT RECOMMENDED FOR NEW DESIGNS RECOMMENDED REPLACEMENT PART ISL32483E, ISL32485E

# Fault Protected, Extended CMR, RS-485/RS-422 Transceivers with Cable Invert

### ISL31483E, ISL31485E

The ISL31483E and ISL31485E are fault protected, 5V powered differential transceivers that exceed the RS-485 and RS-422 standards for balanced communication. The RS-485 transceiver pins (driver outputs and receiver inputs) are fault protected up to ±60V. Additionally, the extended common mode range allows these transceivers to operate in environments with common mode voltages up to ±25V (>2x the RS-485 requirement), making this fault protected RS-485 family one of the most robust on the market.

Transmitters deliver an exceptional 2.5V (typical) differential output voltage into the RS-485 specified 54 $\Omega$  load. This yields better noise immunity than standard RS-485 ICs, or allows up to six 120 $\Omega$  terminations in star network topologies.

Receiver (Rx) inputs feature a "Full Fail-Safe" design, which ensures a logic high Rx output if Rx inputs are floating, shorted, or on a terminated but undriven (idle) bus.

The ISL31483E and ISL31485E include cable invert functions that reverse the polarity of the Rx and/or Tx bus pins in case the cable is misconnected. Unlike competing devices, Rx full fail-safe operation is maintained even when the Rx input polarity is switched.

#### **Features**

- Fault protected RS-485 bus pins ...... up to ±60V
   Extended common mode range ..... ±25V
   More than twice the range required for RS-485
- Cable invert pins corrects for reversed cable connections while maintaining Rx full fail-safe functionality
- Full fail-safe (open, short, terminated) RS-485 receivers
- 1/4 unit load (UL) for up to 128 devices on the bus
- . High Rx IOI for opto-couplers in isolated designs
- Hot plug circuitry Tx and Rx outputs remain three-state during power-up/power-down
- Slew rate limited RS-485 data rate . . . . . 1Mbps
- Ultra low shutdown supply current...... 10μΑ

# **Applications**

- · Utility meters/automated meter reading systems
- · High node count RS-485 systems
- PROFIBUS™ and RS-485 based field bus networks and factory automation
- Security camera networks
- · Building lighting and environmental control systems
- Industrial/process control networks




FIGURE 1. EXCEPTIONAL Rx OPERATES AT 1Mbps EVEN WITH ±25V COMMON MODE VOLTAGE




FIGURE 2. TRANSCEIVERS DELIVER SUPERIOR COMMON MODE RANGE vs STANDARD RS-485 DEVICES

# **Table of Contents**

Ordering Information	3
Pin Configurations	4
in Descriptions	4
ruth Tables	5
ypical Operating Circuits	5
bsolute Maximum Ratings	6
hermal Information	6
Recommended Operating Conditions	6
lectrical Specifications	
est Circuits and Waveforms	
pplication Information	
Receiver (Rx) Features Driver (Tx) Features High Overvoltage (Fault) Protection Increases Ruggedness Widest Common Mode Voltage (CMV) Tolerance Improves Operating Range Cable Invert (Polarity Reversal) Function High VOD Improves Noise Immunity and Flexibility Hot Plug Function Data Rate, Cables and Terminations Built-in Driver Overload Protection Low Power Shutdown Mode	11 11 11 12 12 12
ypical Performance Curves	
ie Characteristics	L5
Revision History	L6
bout Intersil	L6
Package Outline Drawing	

#### **TABLE 1. SUMMARY OF FEATURES**

PART NUMBER	HALF/FULL DUPLEX	DATA RATE (Mbps)	SLEW-RATE LIMITED?	EN PINS?	HOT PLUG	POLARITY REVERSAL PINS?	QUIESCENT I <sub>CC</sub> (mA)	LOW POWER SHDN?	PIN COUNT
ISL31483E	Full	1	Yes	Yes	Yes	Yes	2.3	Yes	14
ISL31485E	Half	1	Yes	Tx Only	Yes	Yes	2.3	No	8

# **Ordering Information**


PART NUMBER (Notes 1, 2, 3)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (RoHS Compliant)	PKG. DWG. #
ISL31483EIBZ	ISL31483 EIBZ	-40 to +85	14 Ld SOIC	M14.15
ISL31485EIBZ	31485 EIBZ	-40 to +85	8 Ld SOIC	M8.15


#### NOTES:

- 1. Add "-T\*" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
- These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte
  tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pbfree products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 3. For Moisture Sensitivity Level (MSL), please see product information page for ISL31483E, ISL31485E. For more information on MSL, please see tech brief IB363

Submit Document Feedback 3 intersil FN7638.4 May 13, 2015

# **Pin Configurations**





# **Pin Descriptions**

PIN NAME	PIN # ISL31483E	PIN # ISL31485E	DESCRIPTION
RO	2	1	Receiver output. If INV or RINV is low, then: If $A - B \ge -10$ mV, RO is high; if $A - B \le -20$ omV, RO is low. If INV or RINV is high, then: If $B - A \ge -10$ mV, RO is high; if $B - A \le -200$ mV, RO is low. In all cases, RO = High if A and B are unconnected (floating), or shorted together, or connected to an undriven, terminated bus (i.e., Rx is always failsafe open, shorted and idle, even if polarity is inverted).
RE	3	-	Receiver output enable. RO is enabled when $\overline{RE}$ is low; RO is high impedance when $\overline{RE}$ is high. Internally pulled low.
DE	4	3	Driver output enable. The driver outputs, Y and Z, are enabled by bringing DE high and they are high impedance when DE is low. Internally pulled high to $V_{CC}$ .
DI	5	4	Driver input. If INV or DINV is low, a low on DI forces output Y low and output Z high, while a high on DI forces output Y high and output Z low. The output states relative to DI invert if INV or DINV is high.
GND	6, 7	5	Ground connection.
A/Y	-	6	$\pm 60V$ Fault Protected RS-485/RS-422 level I/O pin. If INV is low, A/Y is the non-inverting receiver input and non-inverting driver output. If INV is high, A/Y is the inverting receiver input and the inverting driver output. Pin is an input if DE = 0; pin is an output if DE = 1.
B/Z	-	7	$\pm 60V$ Fault Protected RS-485/RS-422 level I/O pin. If INV is low, B/Z is the inverting receiver input and inverting driver output. If INV is high, B/Z is the non-inverting receiver input and the non-inverting driver output. Pin is an input if DE = 0; pin is an output if DE = 1.
Α	12	-	$\pm 60V$ Fault Protected RS-485/RS-422 level input. If RINV is low, then A is the non-inverting receiver input. If RINV is high, then A is the inverting receiver input.
В	11	-	$\pm 60V$ Fault Protected RS-485/RS-422 level input. If RINV is low, then B is the inverting receiver input. If RINV is high, then B is the non-inverting receiver input.
Y	9	-	$\pm 60V$ Fault Protected RS-485/RS-422 level output. If DINV is low, then Y is the non-inverting driver output. If DINV is high, then Y is the inverting driver output.
Z	10	-	$\pm 60V$ Fault Protected RS-485/RS-422 level. If DINV is low, then Z is the inverting driver output. If DINV is high, then Z is the non-inverting driver output.
$v_{cc}$	13, 14	8	System power supply input (4.5V to 5.5V).
INV	-	2	Receiver and driver polarity selection input. When driven high this pin swaps the polarity of the driver output and receiver input pins. If unconnected (floating) or connected low, normal RS-485 polarity conventions apply. Internally pulled low.
RINV	1	-	Receiver polarity selection input. When driven high this pin swaps the polarity of the receiver input pins. If unconnected (floating) or connected low, normal RS-485 polarity conventions apply. Internally pulled low.
DINV	8	-	Driver polarity selection input. When driven high this pin swaps the polarity of the driver output pins. If unconnected (floating) or connected low, normal RS-485 polarity conventions apply. Internally pulled low.

### **Truth Tables**


TRANSMITTING							
	INPUTS				PUTS		
RE	DE	DI	INV or DINV	Y	Z		
х	1	1	0	1	0		
х	1	0	0	0	1		
х	1	1	1	0	1		
х	1	0	1	1	0		
0	0	х	Х	High-Z	High-Z		
1	0	х	Х	High-Z*	High-Z*		

NOTE: \*Low Power Shutdown Mode (See Note 11), except for ISL31485E.

	RECEIVING								
		INPUTS			OUTPUT				
RE	DE (Half Duplex)	DE (Full Duplex)	А-В	INV or RINV	RO				
0	0	Х	≥ <b>-0.01V</b>	0	1				
0	0	Х	≤ <b>-0.2</b> V	0	0				
0	0	Х	≤ <b>0.01V</b>	1	1				
0	0	Х	≥ <b>0.2V</b>	1	0				
0	0	Х	Inputs Open or Shorted	х	1				
1	0	0	Х	Х	High-Z*				
1	1	1	Х	Х	High-Z				


NOTE: \*Low Power Shutdown Mode (See Note 11), except for ISL31485E.

# **Typical Operating Circuits**



NOTE: The IC on the left has the cable connections swapped, so the INV pin is strapped high to invert its Rx and Tx polarity.

FIGURE 3. ISL31485E HALF DUPLEX EXAMPLE



NOTE: The IC on the left has the cable connections swapped, so the INV pins (1, 8) are strapped high to invert its Rx and Tx polarity.

FIGURE 4. ISL31483E FULL DUPLEX EXAMPLE

Submit Document Feedback 5 Intersil 5 FN7638.4 May 13, 2015

#### **Absolute Maximum Ratings**

V <sub>CC</sub> to Ground
DI, INV, RINV, DINV, DE, $\overline{RE}$ 0.3V to (V <sub>CC</sub> + 0.3V)
Input/Output Voltages
A/Y, B/Z, A, B, Y, Z
A/Y, B/Z, A, B, Y, Z (Transient Pulse Through 100 $\Omega$ , Note 15) $\pm 80V$
R00.3V to (V <sub>CC</sub> +0.3V)
Short-circuit Duration
Y, Z Indefinite
ESD Rating See Specification Table
Latch-up per JESD78, Level 2, Class A +125 ° C

#### **Thermal Information**

Thermal Resistance (Typical)	$\theta_{JA}$ (°C/W)	$\theta_{JC}$ (°C/W)
8 Ld SOIC Package (Notes 4, 5)	104	47
14 Ld SOIC Package (Notes 4, 5)	78	42
Maximum Junction Temperature (Plastic Pac	kage)	+150°C
Maximum Storage Temperature Range	65	5°C to +150°C
Pb-free Reflow Profile		see <u>TB493</u>

#### **Recommended Operating Conditions**

Supply Voltage (V <sub>CC</sub> )	5٧
Temperature Range40°C to +85	5°C
Bus Pin Common Mode Voltage Range25V to +2	25V

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 4. θ<sub>JA</sub> is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 5. For  $\theta_{\mbox{\scriptsize JC}},$  the "case temp" location is taken at the package top center.

**Electrical Specifications** Test Conditions:  $V_{CC} = 4.5V$  to 5.5V; Unless Otherwise Specified. Typicals are at  $V_{CC} = 5V$ ,  $T_A = +25$ °C (Note 6). Boldface limits apply across the operating temperature range, -40°C to +85°C.

PARAMETER	SYMBOL	TEST CONDITIONS	TEMP (°C)	MIN ( <u>Note 14</u> )	TYP	MAX ( <u>Note 14</u> )	UNIT
DC CHARACTERISTICS		1				II.	
Driver Differential V <sub>OUT</sub> (No load)	V <sub>OD1</sub>		Full	-	-	V <sub>CC</sub>	V
Driver Differential V <sub>OUT</sub>	V <sub>OD2</sub>	R <sub>L</sub> = 100Ω (RS-422)	Full	2.4	3.2	-	٧
(Loaded, <u>Figure 5A</u> )		$R_L = 54\Omega  (RS-485)$	Full	1.5	2.5	V <sub>CC</sub>	V
		$R_L = 54\Omega (PROFIBUS, V_{CC} \ge 5V)$	Full	2.0	2.5	-	V
		$R_L$ = 21Ω (Six 120Ω terminations for Star Configurations, $V_{CC} \ge 4.75V$ )	Full	0.8	1.3	-	V
Change in Magnitude of Driver Differential V <sub>OUT</sub> for Complementary Output States	ΔV <sub>OD</sub>	$R_L = 54\Omega \text{ or } 100\Omega \text{ (Figure 5A)}$	Full	-	-	0.2	V
Driver Differential V <sub>OUT</sub> with Common Mode Load (Figure 5B)	V <sub>OD3</sub>	$R_L = 60\Omega$ , $-7V \le V_{CM} \le 12V$	Full	1.5	2.1	V <sub>CC</sub>	V
		$R_L = 60\Omega, -25V \le V_{CM} \le 25V (V_{CC} \ge 4.75V)$	Full	1.7	2.3		V
( <u>Figure 3b</u> )		$R_L = 21\Omega, -15V \le V_{CM} \le 15V (V_{CC} \ge 4.75V)$	Full	0.8	1.1	(Note 14)  V <sub>CC</sub> - V <sub>CC</sub> - 0.2	V
Driver Common-Mode V <sub>OUT</sub>	V <sub>oc</sub>	$R_L = 54\Omega$ or $100\Omega$	Full	-1	-	V <sub>CC</sub>	V
( <u>Figure 5</u> )		$R_L = 60\Omega$ or $100\Omega$ , $-20V \le V_{CM} \le 20V$	Full	-2.5	-		V
Change in Magnitude of Driver Common-mode V <sub>OUT</sub> for Complementary Output States	DV <sub>OC</sub>	$R_L = 54\Omega \text{ or } 100\Omega \text{ (Figure 5A)}$	Full	-	-	0.2	V
Driver Short-circuit Current	I <sub>OSD</sub>	DE = V <sub>CC</sub> , -25V ≤ V <sub>0</sub> ≤ 25V ( <u>Note 8</u> )	Full	-250	-	250	mA
	I <sub>OSD1</sub>	At first fold-back, 22V ≤ V <sub>0</sub> ≤ -22V	Full	-83		83	mA
	I <sub>OSD2</sub>	At second fold-back, 35V ≤ V <sub>0</sub> ≤ -35V	Full	-13		13	mA
Logic Input High Voltage	V <sub>IH</sub>	DE, DI, RE, INV, RINV, DINV	Full	2.5	-	-	٧
Logic Input Low Voltage	$v_{IL}$	DE, DI, RE, INV, RINV, DINV	Full	•	-	0.8	V
Logic Input Current	I <sub>IN1</sub>	DI	Full	-1	-	1	μΑ
		DE, RE, INV, RINV, DINV	Full	-15	6	15	μΑ

Submit Document Feedback 6 Intersil FN7638.4 May 13, 2015

**Electrical Specifications** Test Conditions:  $V_{CC} = 4.5V$  to 5.5V; Unless Otherwise Specified. Typicals are at  $V_{CC} = 5V$ ,  $T_A = +25 \,^{\circ}C$  (Note 6). Boldface limits apply across the operating temperature range, -40  $\,^{\circ}C$  to +85  $\,^{\circ}C$ . (Continued)

PARAMETER	SYMBOL	TEST CO	NDITIONS	TEMP (°C)	MIN ( <u>Note 14</u> )	ТҮР	MAX ( <u>Note 14</u> )	UNIT
Input/Output Current	I <sub>IN2</sub>	DE = OV, V <sub>CC</sub> = OV or	V <sub>IN</sub> = 12V	Full	-	110	250	μΑ
(A/Y, B/Z)		5.5V	V <sub>IN</sub> = -7V	Full	-200	-75	-	μΑ
			V <sub>IN</sub> = ±25V	Full	-800	±240	800	μΑ
			V <sub>IN</sub> = ±60V ( <u>Note 17</u> )	Full	-6	±0.7	6	mA
Input Current (A, B)	I <sub>IN3</sub>	V <sub>CC</sub> = 0V or 5.5V	V <sub>IN</sub> = 12V	Full	-	90	125	μΑ
(Full Duplex Versions Only)			V <sub>IN</sub> = -7V	Full	-100	-70	-	μΑ
			V <sub>IN</sub> = ±25V	Full	-500	±200	500	μΑ
			V <sub>IN</sub> = ±60V ( <u>Note 17</u> )	Full	-3	±0.5	3	mA
Output Leakage Current (Y, Z)	I <sub>OZD</sub>	$\overline{RE} = 0V$ , $DE = 0V$ ,	V <sub>IN</sub> = 12V	Full	-	20	200	μΑ
(Full Duplex Versions Only)		V <sub>CC</sub> = 0V or 5.5V	V <sub>IN</sub> = -7V	Full	-100	-5	-	μA
			V <sub>IN</sub> = ±25V	Full	-500	±40	500	μA
			V <sub>IN</sub> = ±60V (Note 17)	Full	-3	±0.15	3	mA
Receiver Differential Threshold Voltage	V <sub>TH</sub>	A-B if INV or RINV = 0; B-A if INV or RINV = 1, $-25V \le V_{CM} \le 25V$		Full	-200	-100	-10	mV
Receiver Input Hysteresis	$\Delta V_{TH}$	-25V ≤ V <sub>CM</sub> ≤ 25V		25	-	25	-	mV
Receiver Output High Voltage	V <sub>OH1</sub>	V <sub>ID</sub> = -10mV	I <sub>O</sub> = -2mA	Full	V <sub>CC</sub> - 0.5	4.75	-	V
	V <sub>OH2</sub>	1	I <sub>O</sub> = -8mA	Full	2.8	4.2	-	V
Receiver Output Low Voltage	V <sub>OL</sub>	I <sub>O</sub> = 6mA <sub>.</sub> V <sub>ID</sub> = -200mV		Full	-	0.27	0.4	V
Receiver Output Low Current	l <sub>OL</sub>	V <sub>O</sub> = 1V, V <sub>ID</sub> = -200mV		Full	15	22	-	mA
Three-state (High Impedance) Receiver Output Current	lozr	0V ≤ V <sub>0</sub> ≤ V <sub>CC</sub> ( <u>Note 16</u> )		Full	-1	0.01	1	μΑ
Receiver Short-circuit Current	I <sub>OSR</sub>	0V ≤ V <sub>O</sub> ≤ V <sub>CC</sub>		Full	±12	-	±110	mA
SUPPLY CURRENT	II.			1				
No-load Supply Current (Note 7)	Icc	DE = V <sub>CC</sub> , RE = 0V or	V <sub>CC</sub> , DI = 0V or V <sub>CC</sub>	Full	-	2.3	4.5	mA
Shutdown Supply Current	I <sub>SHDN</sub>	$DE = OV, \overline{RE} = V_{CC}, DI$	= 0V or V <sub>CC</sub> ( <u>Note 16</u> )	Full	-	10	50	μΑ
ESD PERFORMANCE	II.			1				
All Pins		Human Body Model (Tested per JESD22-A	114E)	25	-	±2	-	kV
		Machine Model (Tested per JESD22-A	115-A)	25	-	±700	-	V
DRIVER SWITCHING CHARACTI	ERISTICS			1				
<b>Driver Differential Output</b>	t <sub>PLH</sub> , t <sub>PHL</sub>	$R_D = 54\Omega, C_D = 50pF$	No CM Load	Full	-	70	125	ns
Delay		( <u>Figure 6</u> )	-25V ≤ V <sub>CM</sub> ≤ 25V	Full	-	-	350	ns
Driver Differential Output	tSKEW	$R_D = 54\Omega, C_D = 50pF$	No CM Load	Full	-	4.5	15	ns
Skew		(Figure 6)	-25V ≤ V <sub>CM</sub> ≤ 25V ( <u>Note 18</u> )	Full	-	-	25	ns
Driver Differential Rise or Fall	t <sub>R</sub> , t <sub>F</sub>	$R_D = 54\Omega, C_D = 50pF$	No CM Load	Full	70	170	300	ns
Time		( <u>Figure 6</u> )	-25V ≤ V <sub>CM</sub> ≤ 25V	Full	70	-	550	ns
Maximum Data Rate	f <sub>MAX</sub>	C <sub>D</sub> = 820pF ( <u>Figure 8</u>	-	Full	1	4	-	Mbps
Driver Enable to Output High	t <sub>ZH</sub>	SW = GND ( <u>Figure 7</u> ),	( <u>Note 9</u> )	Full	-	-	350	ns
Driver Enable to Output Low	t <sub>ZL</sub>	SW = V <sub>CC</sub> (Figure 7), (	Note 9)	Full	-	-	300	ns
Driver Disable from Output Low	t <sub>LZ</sub>	SW = V <sub>CC</sub> ( <u>Figure 7</u> )		Full	•	-	120	ns

Submit Document Feedback 7 intersil FN7638.4 May 13, 2015

**Electrical Specifications** Test Conditions:  $V_{CC} = 4.5V$  to 5.5V; Unless Otherwise Specified. Typicals are at  $V_{CC} = 5V$ ,  $T_A = +25^{\circ}C$  (Note 6). Boldface limits apply across the operating temperature range, -40°C to +85°C. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	TEMP (°C)	MIN ( <u>Note 14</u> )	TYP	MAX ( <u>Note 14</u> )	UNIT
Driver Disable from Output High	t <sub>HZ</sub>	SW = GND ( <u>Figure 7</u> )	Full	-	-	120	ns
Time to Shutdown	t <sub>SHDN</sub>	(Notes 11, 16)	Full	60	160	600	ns
Driver Enable from Shutdown to Output High	t <sub>ZH(SHDN)</sub>	SW = GND ( <u>Figure 7</u> ), ( <u>Notes 11, 12, 16</u> )	Full	-	-	2000	ns
Driver Enable from Shutdown to Output Low	t <sub>ZL(SHDN)</sub>	SW = V <sub>CC</sub> (Figure 7), (Notes 11, 12, 16)	Full	-	-	2000	ns
RECEIVER SWITCHING CHARAC	TERISTICS					•	
Maximum Data Rate	f <sub>MAX</sub>	-25V ≤ V <sub>CM</sub> ≤ 25V ( <u>Figure 9</u> )	Full	1	15	-	Mbps
		-15V ≤ V <sub>CM</sub> ≤ 15V ( <u>Figure 9</u> )	Full	1	12	-	Mbps
Receiver Input to Output Delay	t <sub>PLH</sub> , t <sub>PHL</sub>	-25V ≤ V <sub>CM</sub> ≤ 25V ( <u>Figure 9</u> )	Full	-	90	150	ns
Receiver Skew   t <sub>PLH</sub> - t <sub>PHL</sub>	t <sub>SKD</sub>	(Figure 9)	Full	•	4	10	ns
Receiver Enable to Output Low	t <sub>ZL</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ , $SW = V_{CC}$ (Figure 10), (Notes 10, 16)	Full	-	-	50	ns
Receiver Enable to Output High	<sup>t</sup> zH	$R_L = 1k\Omega$ , $C_L = 15pF$ , $SW = GND$ (Figure 10), (Notes 10, 16)	Full	-	-	50	ns
Receiver Disable from Output Low	t <sub>LZ</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ , $SW = V_{CC}$ (Figure 10) (Note 16)	Full	-	-	50	ns
Receiver Disable from Output High	t <sub>HZ</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ , $SW = GND$ (Figure 10) (Note 16)	Full	-	-	50	ns
Time to Shutdown	tSHDN	(Notes 11, 16)	Full	60	160	600	ns
Receiver Enable from Shutdown to Output High	t <sub>ZH(SHDN)</sub>	$R_L = 1k\Omega$ , $C_L = 15pF$ , $SW = GND$ (Figure 10), (Notes 11, 13, 16)	Full	-	-	2000	ns
Receiver Enable from Shutdown to Output Low	<sup>t</sup> ZL(SHDN)	$\begin{aligned} & R_L = 1 \text{k}\Omega, C_L = 15 \text{pF}, \text{SW} = \text{V}_{\text{CC}} \text{ (Figure 10)}, \\ & \text{(Notes 11, 13, 16)} \end{aligned}$	Full	-	-	2000	ns

#### NOTES:

- All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.
- 7. Supply current specification is valid for loaded drivers when DE = 0V.
- 8. Applies to peak current. See "Typical Performance Curves" beginning on page 14 for more information
- 9. Keep  $\overline{RE} = 0$  to prevent the device from entering SHDN.
- 10. The RE signal high time must be short enough (typically <100ns) to prevent the device from entering SHDN.
- 11. Transceivers (except on the ISL31485E) are put into shutdown by bringing RE high and DE low. If the inputs are in this state for less than 60ns, the parts are guaranteed not to enter shutdown. If the inputs are in this state for at least 600ns, the parts are guaranteed to have entered shutdown. See "Low Power Shutdown Mode" on page 13.
- 12. Keep RE = VCC and set the DE signal low time >600ns to ensure that the device enters SHDN.
- 13. Set the RE signal high time >600ns to ensure that the device enters SHDN.
- 14. Parameters with MIN and/or MAX limits are 100% tested at +25 °C, unless otherwise specified. Temperature limits established by characterization and are not production tested.
- 15. Tested according to TIA/EIA-485-A, Section 4.2.6 (±80V for 15ms at a 1% duty cycle).
- 16. Does not apply to the ISL31485E. The ISL31485E has no Rx enable function and thus no SHDN function.
- 17. See "Caution" statement under the "Recommended Operating Conditions" section on page 6.
- 18. This parameter is not production tested.

Submit Document Feedback 8 intersil FN7638.4 May 13, 2015

# **Test Circuits and Waveforms**





FIGURE 5A. V<sub>OD</sub> AND V<sub>OC</sub>

FIGURE 5B.  $V_{OD}$  and  $V_{OC}$  with common mode load

FIGURE 5. DC DRIVER TEST CIRCUITS







FIGURE 6A. TEST CIRCUIT

FIGURE 6B. MEASUREMENT POINTS

FIGURE 6. DRIVER PROPAGATION DELAY AND DIFFERENTIAL TRANSITION TIMES



PARAMETER	OUTPUT	RE	DI	sw	C <sub>L</sub> (pF)
t <sub>HZ</sub>	Y/Z	Х	1/0	GND	50
t <sub>LZ</sub>	Y/Z	Х	0/1	$V_{CC}$	50
t <sub>ZH</sub>	Y/Z	0 ( <u>Note 9</u> )	1/0	GND	100
t <sub>ZL</sub>	Y/Z	0 ( <u>Note 9</u> )	0/1	V <sub>CC</sub>	100
tzh(shdn)	Y/Z	1 ( <u>Note 12</u> )	1/0	GND	100
tzl(SHDN)	Y/Z	1 ( <u>Note 12</u> )	0/1	V <sub>CC</sub>	100





FIGURE 7A. TEST CIRCUIT

FIGURE 7B. MEASUREMENT POINTS

FIGURE 7. DRIVER ENABLE AND DISABLE TIMES

# Test Circuits and Waveforms (Continued)







FIGURE 8A. TEST CIRCUIT

FIGURE 8B. MEASUREMENT POINTS

FIGURE 8. DRIVER DATA RATE










FIGURE 9B. MEASUREMENT POINTS

FIGURE 9. RECEIVER PROPAGATION DELAY AND DATA RATE



PARAMETER	DE	Α	sw
t <sub>HZ</sub>	0	+1.5V	GND
$t_{LZ}$	0	-1.5V	$V_{CC}$
t <sub>ZH</sub> ( <u>Note 10</u> )	0	+1.5V	GND
t <sub>ZL</sub> ( <u>Note 10</u> )	0	-1.5V	V <sub>CC</sub>
t <sub>ZH(SHDN)</sub> (Note 13)	0	+1.5V	GND
t <sub>ZL(SHDN)</sub> ( <u>Note 13</u> )	0	-1.5V	V <sub>CC</sub>



**FIGURE 10A. TEST CIRCUIT** 

FIGURE 10B. MEASUREMENT POINTS

FIGURE 10. RECEIVER ENABLE AND DISABLE TIMES

Submit Document Feedback 10 intersil FN7638.4 May 13, 2015

# **Application Information**

The RS-485 and RS-422 are differential (balanced) data transmission standards used for long haul or noisy environments. The RS-422 is a subset of RS-485, so RS-485 transceivers are also RS-422 compliant. The RS-422 is a point-to-multipoint (multidrop) standard, which allows only one driver and up to 10 (assuming one unit load devices) receivers on each bus. The RS-485 is a true multipoint standard, which allows up to 32 one unit load devices (any combination of drivers and receivers) on each bus. To allow for multipoint operation, the RS-485 specification requires that drivers must handle bus contention without sustaining any damage.

Another important advantage of RS-485 is the extended Common Mode Range (CMR), which specifies that the driver outputs and receiver inputs withstand signals that range from +12V to -7V. The RS-422 and RS-485 are intended for runs as long as 4000, so the wide CMR is necessary to handle ground potential differences, as well as voltages induced in the cable by external fields.

The ISL3148xE is a family of ruggedized RS-485 transceivers that improves on the RS-485 basic requirements and therefore increases system reliability. The CMR increases to  $\pm 25$ V, while the RS-485 bus pins (receiver inputs and driver outputs) include fault protection against voltages and transients up to  $\pm 60$ V. Additionally, larger than required differential output voltages (V<sub>OD</sub>) increase noise immunity.

#### **Receiver (Rx) Features**

These devices utilize a differential input receiver for maximum noise immunity and common mode rejection. Input sensitivity is better than  $\pm 200$ mV, as required by the RS-422 and RS-485 specifications.

Receiver input (load) current surpasses the RS-422 specification of 3mA and is four times lower than the RS-485 "Unit Load (UL)" requirement of 1mA maximum. Thus, these products are known as "one-quarter UL" transceivers and there can be up to 128 of these devices on a network while still complying with the RS-485 loading specification.

The Rx functions with common mode voltages as great as  $\pm 25$ V, making them ideal for industrial, or long networks where induced voltages are a realistic concern.

All the receivers include a "full fail-safe" function that guarantees a high level receiver output if the receiver inputs are unconnected (floating), shorted together, or connected to a terminated bus with all the transmitters disabled (i.e., an idle bus).

Rx outputs feature high drive levels (typically 22mA at  $V_{OL}$  = 1V) to ease the design of optically coupled isolated interfaces. Except for the ISL31485E, Rx outputs are three-statable via the active low  $\overline{\text{RE}}$  input.

The Rx includes noise filtering circuitry to reject high frequency signals and typically rejects pulses narrower than 50ns (equivalent to 20Mbps).

#### **Driver (Tx) Features**

The RS-485/RS-422 driver is a differential output device that delivers at least 1.5V across a  $54\Omega$  load (RS-485) and at least 2.4V across a  $100\Omega$  load (RS-422). The drivers feature low propagation delay skew to maximize bit width and to minimize EMI and all drivers are three-statable via the active high DE input.

The driver outputs are slew rate limited to minimize EMI and to minimize reflections in unterminated or improperly terminated networks.

#### High Overvoltage (Fault) Protection Increases Ruggedness

The  $\pm 60V$  (referenced to the IC GND) fault protection on the RS-485 pins, makes these transceivers some of the most rugged on the market. This level of protection makes the ISL3148xE perfect for applications where power (e.g., 24V and 48V supplies) must be routed in the conduit with the data lines, or for outdoor applications where large transients are likely to occur. When power is routed with the data lines, even a momentary short between the supply and data lines will destroy an unprotected device. The  $\pm 60V$  fault levels of this family are at least **five times higher** than the levels specified for standard RS-485 ICs. The ISL3148xE protection is active whether the Tx is enabled or disabled and even if the IC is powered down.

If transients or voltages (including overshoots and ringing) greater then  $\pm 60V$  are possible, then additional external protection is required.

### Widest Common Mode Voltage (CMV) Tolerance Improves Operating Range

The RS-485 networks operating in industrial complexes, or over long distances, are susceptible to large CMV variations. Either of these operating environments may suffer from large node-to-node ground potential differences, or CMV pickup from external electromagnetic sources and devices with only the minimum required +12V to -7V CMR may malfunction. The ISL3148xE's extended  $\pm 25$ V CMR is the widest available, allowing operation in environments that would overwhelm lesser transceivers. Additionally, the Rx will not phase invert (erroneously change state) even with CMVs of  $\pm 40$ V, or differential voltages as large as 40V.

#### **Cable Invert (Polarity Reversal) Function**

With large node count RS-485 networks, it is common for some cable data lines to be wired backwards during installation. When this happens the node is unable to communicate over the network. Once a technician finds the miswired node, he must then rewire the connector which is time consuming.

The ISL31483E and ISL31485E simplify this task by including cable invert pins (INV, DINV, RINV) that allow the technician to invert the polarity of the Rx input and/or the Tx output pins simply by moving a jumper to change the state of the invert pin(s). When the invert pin(s) is low, the IC operates like any standard RS-485 transceiver and the bus pins have their normal polarity definition of A and Y being noninverting and B and Z being inverting. With the invert pin high, the corresponding bus

pins reverse their polarity, so B and Z are now noninverting and A and Y become inverting.

Intersil's unique cable invert function is superior to that found on competing devices because the Rx full failsafe function is maintained even when the Rx polarity is reversed. Competitor devices implement the Rx invert function simply by inverting the Rx output. This means that with the Rx inputs floating or shorted together, the Rx appropriately delivers a logic 1 in normal polarity, but outputs a logic low when the IC is operated in the inverted mode. Intersil's innovative Rx design guarantees that with the Rx inputs floating, or shorted together ( $V_{\text{ID}} = 0V$ ), the Rx output remains high regardless of the state of the invert pins.

The full duplex ISL31483E includes two invert pins that allow for separate control of the Rx and Tx polarities. If only the Rx cable is miswired, then only the RINV pin need be driven to a logic 1. If the Tx cable is miswired, then DINV must be connected to a logic high. The two half duplex versions have only one logic pin (INV) that, when high, switches the polarity of both the Tx and the Rx blocks.

# High V<sub>OD</sub> Improves Noise Immunity and Flexibility

The ISL3148xE driver design delivers larger differential output voltages ( $V_{OD}$ ) than the RS-485 standard requires, or than most RS-485 transmitters can deliver. The typical  $\pm 2.5 V_{OD}$  provides more noise immunity than networks built using many other transceivers.

Another advantage of the large  $V_{OD}$  is the ability to drive more than two bus terminations, which allows for utilizing the ISL3148xE in "star" and other multi-terminated, nonstandard network topologies.

Figure 12, details the transmitter's V<sub>OD</sub> vs I<sub>OUT</sub> characteristic and includes load lines for four (30Ω) and six (20Ω) 120Ω terminations. Figure 12 shows that the driver typically delivers  $\pm 1.3V$  into six terminations and the "Electrical Specification" on page 6 guarantees a V<sub>OD</sub> of  $\pm 0.8V$  at 21Ω over the full temperature range. The RS-485 standard requires a minimum 1.5V V<sub>OD</sub> into two terminations, but the ISL3148xE deliver RS-485 voltage levels with 2x to 3x the number of terminations.

#### **Hot Plug Function**

When a piece of equipment powers up, there is a period of time where the processor or ASIC driving the RS-485 control lines (DE,  $\overline{\text{RE}}$ ) is unable to ensure that the RS-485 Tx and Rx outputs are kept disabled. If the equipment is connected to the bus, a driver activating prematurely during power-up may crash the bus. To avoid this scenario, the ISL3148xE devices incorporate a "Hot Plug" function. Circuitry monitoring  $V_{CC}$  ensures that, during power-up and power-down, the Tx and Rx outputs remain disabled, regardless of the state of DE and  $\overline{\text{RE}}$ , if  $V_{CC}$  is less than  $\approx 3.5 \text{V}$ . This gives the processor/ASIC a chance to stabilize and drive the RS-485 control lines to the proper states. Figure 11 illustrates the power-up and power-down performance of the ISL3148xE compared to an RS-485 IC without the Hot Plug feature.




FIGURE 11. HOT PLUG PERFORMANCE ISL3148XE vs ISL83088E
WITHOUT HOT PLUG CIRCUITRY

#### **Data Rate, Cables and Terminations**

The RS-485/RS-422 are intended for network lengths up to 4000, but the maximum system data rate decreases as the transmission length increases. These 1Mbps versions can operate at full data rates with lengths up to 800' (244m). Jitter is the limiting parameter at this data rate, so employing encoded data streams (e.g., Manchester coded or Return to Zero) may allow increased transmission distances.

Twisted pair is the cable of choice for RS-485/RS-422 networks. Twisted pair cables tend to pick up noise and other electromagnetically induced voltages as common mode signals, which are effectively rejected by the differential receivers in these ICs. Proper termination is imperative to minimize reflections and terminations are recommended unless power dissipation is an overriding concern. In point-to-point, or point-to-multipoint (single driver on bus like RS-422) networks, the main cable should be terminated in its characteristic impedance (typically  $120\Omega$ ) at the end farthest from the driver. In multi-receiver applications, stubs connecting receivers to the main cable should be kept as short as possible. Multipoint (multi-driver) systems require that the main cable be terminated in its characteristic impedance at both ends. Stubs connecting a transceiver to the main cable should be kept as-short-as possible.

#### **Built-in Driver Overload Protection**

As stated previously, the RS-485 specification requires that drivers survive worst case bus contentions undamaged. These transceivers meet this requirement via driver output short-circuit current limits and on-chip thermal shutdown circuitry.

The driver output stages incorporate a double foldback short-circuit current limiting scheme which ensures that the output current never exceeds the RS-485 specification, even at the common mode and fault condition voltage range extremes. The first foldback current level ( $\approx 70 \text{mA}$ ) is set to ensure that the driver never folds back when driving loads with common mode voltages up to  $\pm 25 \text{V}$ . The very low second foldback current setting ( $\approx 9 \text{mA}$ ) minimizes power dissipation if the Tx is enabled when a fault occurs.

In the event of a major short-circuit condition, devices also include a thermal shutdown feature that disables the drivers whenever the die temperature becomes excessive. This eliminates the power dissipation, allowing the die to cool. The drivers automatically reenable after the die temperature drops about 15 °C. If the contention persists, the thermal shutdown/re-enable cycle repeats until the fault is cleared. Receivers stay operational during thermal shutdown

#### **Low Power Shutdown Mode**

These CMOS transceivers all use a fraction of the power required by competitive devices, but they also include a shutdown feature (except the ISL31485E) that reduces the already low quiescent  $I_{CC}$  to a 10µA trickle. These devices enter shutdown whenever the receiver and driver are simultaneously disabled ( $\overline{RE}$  =  $V_{CC}$  and DE = GND) for a period of at least 600ns. Disabling both the driver and the receiver for less than 60ns guarantees that the transceiver will not enter shutdown.

Note that receiver and driver enable times increase when the transceiver enables from shutdown. Refer to Notes 9, 10, 11, 12 and 13, at the end of the "Electrical Specification" table on page 8, for more information.

Submit Document Feedback 13 intersil FN7638.4 May 13, 2015

# Typical Performance Curves $v_{CC}$ = 5V, $T_A$ = +25°C; Unless Otherwise Specified.




FIGURE 12. DRIVER OUTPUT CURRENT vs DIFFERENTIAL OUTPUT **VOLTAGE** 




FIGURE 13. DRIVER DIFFERENTIAL OUTPUT VOLTAGE vs **TEMPERATURE** 




FIGURE 14. SUPPLY CURRENT vs TEMPERATURE




FIGURE 15. DRIVER OUTPUT CURRENT vs SHORT-CIRCUIT **VOLTAGE** 




FIGURE 16. RECEIVER OUTPUT CURRENT vs RECEIVER OUTPUT **VOLTAGE** 




FIGURE 17. BUS PIN CURRENT vs BUS PIN VOLTAGE

Submit Document Feedback 14 intersil FN7638.4 May 13, 2015

# Typical Performance Curves $v_{CC} = 5V$ , $T_A = +25$ °C; Unless Otherwise Specified. (Continued)




FIGURE 18. DRIVER DIFFERENTIAL PROPAGATION DELAY vs
TEMPERATURE




FIGURE 19. DRIVER DIFFERENTIAL SKEW vs TEMPERATURE




FIGURE 20. RECEIVER PERFORMANCE WITH ±25V CMV




FIGURE 21. DRIVER AND RECEIVER WAVEFORMS

# **Die Characteristics**

#### **SUBSTRATE POTENTIAL (POWERED UP):**

**GND** 

#### PROCESS:

Si Gate BiCMOS

# **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE	
May 13, 2015	FN7638.4	Changed "MAX" on "Driver Differential Rise or Fall Time" on page 7 from 400 to 550.	
February 9, 2015	FN7638.3	Removed references to '480E and '486E in title and rest of document.  Description on page 1, removed the last paragraph ("The '480E and '486E feature a logic ")  Under "Features", in the 3rd bullet removed references to '480E and removed the 4th bullet ("Logic Supply (VL) ")  On page 4, removed the '480E (col 2) and '486E (cols 5, 6, 7) entries from the "Pin Description" table and removed the "VL" "PD" and "NC" rows from this table.  On page 6, removed row labeled "RO (480E, 496E)" in "Abs Max" table, removed all three 10 and 12 LD pkg entries from the "Thermal Info" section, removed Notes 5 and 7 and renumber all notes and note references. Stamped data sheet "Not recommended for New Designs. For an exact replacement, please see the ISL32483E, ISL32485E Series data sheet".  Removed MSOP and TDFN from "Thermal Information" and (2) PODs. Thermal Information on page 6: 8 Ld SOIC Package, changed theta JA from 116 to 104. Thermal Information on page 6: 14 Ld SOIC Package, changed theta JA from 88 to 78 and theta JC from 38 to 42.  On page 3, in Table 1 and the "Ordering Information" table, removed the devices marked "Coming Soon" (480E and 486E versions). Also removed unneeded PODs.	
January 7, 2011	FN7638.2	Changed Note 17 to Note 15 in "Absolute Maximum Ratings" on page 6 Changed Notes 10 and 13 to Notes 9 and 12 in Figure 7A on page 9 Changed Note 14 to Note 13 in Figure 10A on page 10 Deleted Note 17 (See Figure 9 for more information and for performance over-temperature) Changed TYP on "Driver Differential Rise or Fall Time" on page 7 from 230 to 170 Added Figure 15 "DRIVER OUTPUT CURRENT vs SHORT-CIRCUIT VOLTAGE" Updated "Package Outline Drawing" on page 18. Updated to new POD format by removing table and move dimensions onto drawing and adding land pattern.	
September 8, 2010	FN7638.1	Corrected test conditions for "Receiver Output High Voltage" for "VOH5" on page 7 from "IO = -500mA" to "IO = -500 $\mu$ A"	
Jun 25, 2010	FN7638.0	Initial Release	

### **About Intersil**

Intersil Corporation is a leading provider of innovative power management and precision analog solutions. The company's products address some of the largest markets within the industrial and infrastructure, mobile computing and high-end consumer markets.

For the most updated datasheet, application notes, related documentation and related parts, please see the respective product information page found at www.intersil.com.

You may report errors or suggestions for improving this datasheet by visiting www.intersil.com/ask.

Reliability reports are also available from our website at www.intersil.com/support

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at www.intersil.com/en/support/qualandreliability.html

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.


For information regarding Intersil Corporation and its products, see www.intersil.com


Submit Document Feedback intersil FN7638.4 16

# **Package Outline Drawing**


#### M14.15


14 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev 1, 10/09






TOP VIEW







#### NOTES:


- 1. Dimensions are in millimeters. Dimensions in ( ) for Reference Only.
- 2. Dimensioning and tolerancing conform to ASME Y14.5m-1994.
- 3. Datums A and B to be determined at Datum H.
- 4. Dimension does not include interlead flash or protrusions. Interlead flash or protrusions shall not exceed 0.25mm per side.
- 5. The pin #1 identifier may be either a mold or mark feature.
- 6. Does not include dambar protrusion. Allowable dambar protrusion shall be 0.10mm total in excess of lead width at maximum condition.
- 7. Reference to JEDEC MS-012-AB.


Submit Document Feedback 17 intersil FN7638.4


# **Package Outline Drawing**


#### M8.15

8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE Rev  $\mathbf{4}, \mathbf{1/12}$ 









#### NOTES:

- 1. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- Package length does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 3. Package width does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 4. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 5. Terminal numbers are shown for reference only.
- The lead width as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.
- 8. This outline conforms to JEDEC publication MS-012-AA ISSUE C.

Submit Document Feedback 18 intersil FN7638.4 May 13, 2015