imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



intersil

DATASHEET

55V Synchronous Buck Controller with Integrated 3A Driver

ISL78268

The ISL78268 is a grade 1, automotive, synchronous buck controller with integrated high/low side MOSFET drivers. It supports a wide operating input voltage range of 5V to 55V and up to 60V at V_{IN} when not switching. The integrated driver offers adaptive dead-time control and is capable of supplying up to 2A sourcing and 3A sinking current, allowing the ISL78268 to support power stages designed for a wide range of loads, from under 1A to over 25A.

ISL78268's fully synchronous architecture enables power conversion with very high efficiency and improved thermal performance over standard buck converters. The ISL78268 also offers diode emulation mode for improved light load efficiency.

While ISL78268 is a peak current mode PWM controller, it also includes a dedicated average output current modulation loop, which achieves constant output current limiting for applications such as battery charging, super-cap charging, and temperature control systems where a constant current must be provided.

The ISL78268 supports switching frequencies from 50kHz to 1.1MHz allowing the user the flexibility to trade-off switching frequency and efficiency against the size of external components.

The ISL78268 offers comprehensive protection features. It includes robust current protection with cycle-by-cycle peak current limiting, average current limiting, and a selectable hiccup or latch-off fault responses. In addition, it offers protection against over-temperature, as well as input and output overvoltages.

Features

- Wide input range 5V to 55V (switching); withstand 60V (non-switching)
- · Integrated 2A sourcing, 3A sinking MOSFET drivers
- Constant current regulation/limiting dedicated average current control loop
- Adjustable switching frequency or external synchronization from 50kHz up to 1.1MHz
- Low shutdown current, $I_0 < 1\mu A$
- Peak current mode control with adjustable slope compensation
- Selectable diode emulation mode for high efficiency at light load
- Input and output OVP, cycle-by-cycle current limiting, average current OCP, OTP
- Selectable hiccup or latch-off fault responses
- Pb-free 24 Ld 4x4 QFN package (RoHS compliant)
- AEC-Q100 qualified

Applications

- Automotive power
- Telecom and industrial power supplies
- · General purpose power
- Supercap charging

Related Literature

• AN1946, "ISL78268EVAL1Z Evaluation Board User Guide"





Table of Contents

Related Literature	_
Pin Configuration.	3
Functional Pin Description	3
Ordering Information	5
Block Diagram	6
Typical Application Schematics	7
Absolute Maximum Ratings1	.0
Thermal Information	.0
Recommended Operating Conditions	.0
Electrical Specifications	.0
Typical Performance	.4
Operation Description	0
Synchronous Buck 2 Adaptive Dead-Time Control. 2 Operation Initialization and Soft-Start. 2	20 20
Enable	21 22
Bootstrap for High-side NMOS Drive 2 PWM Operation 2 Current Sensing 2 Adjustable Slope Compensation 2	23 23
Light Load Efficiency Enhancement	25 25 26
Application Information	
Output Voltage Setting 2 Switching Frequency 2 Output Inductor Selection 2 Output Capacitor 2 Input Capacitor 2 Power MOSFET 2 Bootstrap Capacitor 2 Loop Compensation Design 2 VCC Input Filter 3 Current Sense Circuit 3	27 27 28 28 29 29 29 29 20
Layout Consideration	
Revision History	2
About Intersil	2
Package Outline Drawing	3

Pin Configuration



Functional Pin Description

PIN NAME	PIN #	DESCRIPTION
SLOPE	1	This pin programs the slope of the internal slope compensation. A resistor should be connected from the SLOPE pin to GND. Please refer to <u>"Adjustable Slope Compensation" on page 24</u> for how to choose this resistor value.
FB	2	The inverting input of the transconductance amplifier. A resistor divider must be placed between the FB pin and the output rail to set the output voltage.
COMP	3	The output of the transconductance amplifier. Place the compensation network between the COMP pin and GND for compensation loop design.
SS	4	Use this pin to set up the desired soft-start time. A capacitor placed from SS to GND will set up the soft-start ramp rate and in turn determine the soft-start time.
IMON/DE	5	 IMON/DE is a bifunctional pin as either the average current monitor/protection or switching mode selection (Diode Emulation (DE) mode or Forced PWM mode). 1. If IMON/DE pin is connected to VCC (higher than VCC - 0.7V), the device operates in Forced PWM mode and the average current monitoring/limiting feature is disabled. 2. If a resistor (and a filter capacitor in parallel) is connected between IMON/DE and GND, the device operates in DE mode and the average current monitoring/limiting feature is enabled. A current which is proportional to the current sensed at I_{SEN2} is sourced from the IMON/DE pin. With an R/C network at the IMON/DE pin to GND, the voltage at IMON/DE pin describes average output current. When average current monitoring/limiting feature is enabled and DE mode is selected; 1. If IMON/DE is higher than 2V, the device enters Average Current Protection mode with the hiccup/latch-off as the fault response. 2. If IMON/DE pin voltage is lower than 1.6V (typ), the device operates as a normal buck regulator in DE mode.
PGOOD	6	Provides an open-drain Power-Good signal. When the output voltage is within +15/-12% of the nominal output regulation point and soft-start is completed, the internal PGOOD open-drain transistor is open. It will be pulled low once output UV/OV or input OV conditions are detected. Requires pull-up resistor connecting to VCC.
FSYNC	7	The oscillator switching frequency is adjusted with a resistor from this pin to GND. The internal oscillator locks to the rising edge of a square pulse waveform if this pin is driven by an external clock. There is a 325ns delay from the FSYNC pin's input clock rising edge to UG rising edge.
SGND	8	Signal ground pin; the reference of internal analog circuits. Connect this pin to a large quiet copper ground plane. In PCB layout planning, avoid having switching current flowing into the SGND area (including the IC PAD that is connected to the quiet large copper ground plane also).

Functional Pin Description (Continued)

PIN NAME	PIN #	DESCRIPTION
EN	9	This pin is a threshold-sensitive enable input for the controller. Connecting the power supply input to the EN pin through an appropriate resistor divider provides a means to have input voltage UVLO. When EN pin is driven above 1.2V, the ISL78268 is active depending on status of the internal POR, and pending fault states. Driving the EN pin below 1.1V will clear all fault states and the ISL78268 will soft-start when reenabled.
PLL_COMP	10	This pin serves as the compensation node for the PLL. A second order passive loop filter connected between the PLL_COMP pin and GND compensates the PLL feedback loop.
HIC/LATCH	11	This pin is used to select either HICCUP or LATCHOFF response for faults including output overvoltage, V _{IN} overvoltage, peak overcurrent protection (OC2) and average overcurrent protection. HIC/LATCH = HIGH to activate HICCUP fault response, HIC/LATCH = LOW to have LATCHOFF fault response. Either toggling EN pin or recycling VCC POR can reset the IC from LATCHOFF status.
CLKOUT	12	This pin provides a clock signal to synchronize with another ISL78268. The rising edge signal on the CLKOUT pin is delayed 180° from the rising edge of UG to facilitate 2-phase interleaved operation using two ICs.
PGND	13	This Power GND pin provides the return path for the low-side MOSFET drive. Note this pin carries the noisy driving current and the trace connected to the low-side MOSFET and PVCC decoupling capacitors should be as short as possible. Any sensitive analog signal trace should not share common traces with this driving return path. Connect this pin directly to the ground copper plane and put several vias as close as possible to this pin.
PVCC	14	Output of the internal linear regulator that provides bias for both high-side and low-side drives. The PVCC operating range is 4.75V to 5.5V. A minimum 4.7μF ceramic capacitor should be used between PVCC and PGND for noise decoupling purpose. This capacitor provides a noisy driving current and its ground pad should have several vias connecting to the ground copper plane.
LG	15	The low-side MOSFET gate drive output.
PH	16	Phase node. Connect this pin to the source of the high-side MOSFETs and the drain of the low-side MOSFETs. This pin represents the return path for the high-side gate drive.
UG	17	High-side MOSFET gate drive output.
BOOT	18	This pin provides bias voltage to the high-side MOSFET driver. A bootstrap circuit is used to create a voltage suitable to drive the external N-channel MOSFET. Place a 1μF ceramic capacitor between the BOOT and PH pins, and a switching diode from PVCC to BOOT.
VIN	19	Connect input rail to this pin. This pin is connected to the input of the internal linear regulator, generating the power necessary to operate the chip. It is recommended the DC voltage applied to the VIN pin does not exceed 55V when the IC is switching. VIN can stand up to 60V when IC is not switching.
ISEN1N	20	The ISEN1N pin is a negative potential input pin of the first current sense amplifier (CSA1). This amplifier senses the signal on the current-sense resistor placed in series with the high-side MOSFET. The sensed current information is used for peak current mode control and overcurrent protection.
ISEN1P	21	The ISEN1P pin is a positive potential input pin of the first current sense amplifier (CSA1).
ISEN2N	22	The ISEN2N pin is a negative potential input pin of the second current sense amplifier (CSA2). This amplifier senses the continuous output inductor current either by DCR sensing method or using a sense resistor in series with the inductor for more accurate sensing. The sensed current signal is used for 3 functions: - Accurately limiting the average output current for constant output current control - Achieve diode emulation - Achieve average OCP (comparator at IMON/DE pin with 2V reference)
ISEN2P	23	The ISEN2P pin is a positive potential input pin of the second current-sense amplifier (CSA2).
VCC	24	This pin provides bias power for the IC analog circuitry. An RC filter is recommended between this pin and the bias supply (range of 4.75V to 5.5V, typically from PVCC). A minimum 1µF ceramic capacitor should be used between VCC and GND for noise decoupling purposes.
EPAD		Bottom thermal pad. It is not connected to any electrical potential of the IC. In layout it must be connected to a PCB large ground copper plane that doesn't contain noisy power flows. Put multiple vias (as many as possible) in this pad connecting to the ground copper plane to help reduce the IC's θ_{JA} .

Ordering Information

PART NUMBER (Notes 1, 2, 3)	PART MARKING	TEMP. RANGE (°C)	PACKAGE (RoHS Compliant)	PKG. DWG. #
ISL78268ARZ	782 68ARZ	-40 to +125	24 Ld 4x4 QFN	L24.4x4H
ISL78268EVAL1Z	Evaluation Board			


NOTES:


1. Add "-T*" suffix for tape and reel. Please refer to TB347 for details on reel specifications.

2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

3. For Moisture Sensitivity Level (MSL), please see device information page for ISL78268. For more information on MSL please see techbrief TB363.


Block Diagram






Typical Application Schematics

FIGURE 3. SYNCHRONOUS BUCK WITH CONSTANT AVERAGE IOUT



Typical Application Schematics (Continued)

FIGURE 4. SYNCHRONOUS BUCK (FORCED PWM)



Typical Application Schematics (Continued)

FIGURE 5. SYNCHRONOUS BUCK WITH DCR SENSING

Absolute Maximum Ratings

VIN PH BOOT, UG Upper Driver Supply Voltage, V _{BOOT} - V _{PH}	0.3V to +60V 0.3V to +65V 0.3V to +6.5V
PVCC, VCC	±0.6V 0.3V to +60V
Human Body Model (Tested per AEC-Q100-002) Machine Model (Tested per AEC-Q100-003) Charged Device Model (Tested per AEC-Q100-011) Latchup Rating (Tested per AEC-Q100-004)	

Thermal Information

Thermal Resistance	θ_{JA} (°C/W)	θ _{JC} (°C/W)		
24 Ld 4x4 QFN Package (<u>Notes 4</u> , <u>5</u>)	39	3.5		
Maximum Junction Temperature (Plastic Package) +150°				
Maximum Storage Temperature Range	.	5°C to +150°C		
Pb-Free Reflow Profile		see <u>TB493</u>		

Recommended Operating Conditions

VIN
PH 0V to 55V
PVCC, VCC
Upper Driver Supply Voltage, V _{BOOT} - V _{PH} 3.5V to 6V
ISEN1P, ISEN1N, ISEN2P, ISEN2N Common Mode Voltage \ldots 4V to 55V
<code>ISEN1P</code> to <code>ISEN1N</code> and <code>ISEN2P</code> to <code>ISEN2N</code> Differential <code>Voltage± 0.3V</code>
Operational Ambient Temperature Range (Automotive)40°C to +125°C

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

- 4. θ_{JA} is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief <u>TB379</u>.
- 5. For θ_{JC} , the "case temp" location is the center of the exposed metal pad on the package underside.
- 6. Unless otherwise noted, all voltages specified in this specification are refer to GND.

Electrical Specifications Refer to the Block Diagram (<u>page 6</u>) and Typical Application Schematics (<u>page 7</u>). Operating conditions unless otherwise noted: $V_{IN} = 12V$, $V_{PVCC} = 5.2V$ and $V_{VCC} = 5.2V$, EN = 5.0V, $T_A = -40$ °C to +125 °C. Typicals are at $T_A = +25$ °C. Boldface limits apply across the operating temperature range, -40 °C to +125 °C.

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (<u>Note 7</u>)	ТҮР	MAX (<u>Note 7</u>)	UNITS
SUPPLY INPUT						
Input Voltage Range	VIN	For V _{IN} = 5V, the internal LDO dropout (V _{IN} - PVCC) <0.25V	5		55	v
Input Supply Current (ENABLED Mode) to VIN Pin	I _{Q_SW}	R_{FSYNC} = 40.2k Ω (f _{SW} = 300kHz), LG = OPEN, UG = OPEN		5	7	mA
	IQ_NON-SW	FSYNC = 5V, LG = OPEN, UG = OPEN		2.7	3.5	mA
Input Supply Current (Shutdown Mode) to VIN	IQ_SD_VIN	$EN = GND, V_{IN} = 12V$		0.15	0.5	μA
Pin		$EN = GND, V_{IN} = 55V$		0.2	1	μΑ
Input Leakage Current (Shutdown Mode) to each of ISEN1P/ISEN1N/ISEN2P/ISEN2N Pins	I _{Q_SD_ISENxP/N}	EN = GND, ISEN1P (or ISEN1N/ISEN2P/ISEN2N) = 55V, V _{IN} = 55V	-1	0	1	μA
INPUT OVERVOLTAGE PROTECTION	1		_11		1	1
V _{IN} Switching-Disabled Threshold		EN = 5V, V _{IN} rising	56	57.5	59.5	v
VIN Overvoltage Recovery Threshold			52.5	54.5	57	v
V _{IN} Switching-Disabled Threshold Hysteresis				3		v
V _{IN} Overvoltage Hiccup Retry Delay		From the time fault is removed to initiation of soft-start		500		ms
INTERNAL LINEAR REGULATOR		I	-11		1	
LDO Output Voltage (PVCC Pin)	V _{PVCC}	V_{IN} = 6V to 55V, C_{PVCC} = 4.7µF from PVCC to PGND, I_{PVCC} = 10mA	5	5.2	5.4	v
LDO Dropout Voltage (PVCC pin)	V _{DROPOUT}	V_{IN} = 4.9V, C_{PVCC} = 4.7µF from PVCC to PGND, I_{VCC} = 80mA		0.3		v
LDO Current Foldback Limit (PVCC Pin)	IOC_LDO	V_{IN} = 6V, C_{PVCC} = 4.7µF from PVCC to PGND V_{PVCC} = 2.5V	150	230	280	mA
LDO Output Short Current (PVCC pin)	IOCFB_LDO	$V_{IN} = 6V, C_{PVCC} = 4.7 \mu F$ from PVCC to PGND $V_{PVCC} = 0V$	100	150	220	mA

ISL78268

Electrical Specifications Refer to the Block Diagram (<u>page 6</u>) and Typical Application Schematics (<u>page 7</u>). Operating conditions unless otherwise noted: $V_{IN} = 12V$, $V_{PVCC} = 5.2V$ and $V_{VCC} = 5.2V$, EN = 5.0V, $T_A = -40$ °C to +125 °C. Typicals are at $T_A = +25$ °C. Boldface limits apply across the operating temperature range, -40 °C to +125 °C. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (<u>Note 7</u>)	ТҮР	MAX (<u>Note 7</u>)	UNITS
POWER-ON RESET (for both PVCC and VCC)		1	1	1	1	1
Rising V _{PVCC/VCC} POR Threshold	V _{PORH_RISE}		4.35	4.55	4.75	v
Falling V _{PVCC/VCC} POR Threshold	V _{PORL_FALL}		4.1	4.15	4.3	v
V _{PVCC/VCC} POR Hysteresis	V _{PORL_HYS}			0.4		v
Phase Lock Loop Locking Time	^t PLL_DLY	From POR to Initiation of soft-start. R _{PLLCMP} = 3.24k, C _{PLLCMP1} = 6.8nF, C _{PLLCMP2} = 1nF, R _{FSYNC} = 40.2k, f _{SW} = 300kHz		0.8		ms
EN			1	1	I	1
Enable Threshold	V _{ENH}	Rising	1.1	1.2	1.3	v
	V _{ENL}	Falling	1.04	1.14	1.24	v
	V _{EN_HYS}	Hysteresis		60		mV
Input Resistance		EN = 4V	3000	5000	8000	kΩ
		EN = 6V		5		kΩ
OSCILLATOR				I		
PWM Switching Frequency	Fosc	R _{FSYNC} = 249kΩ (0.1%)	47.5	50	52.5	kHz
0 1 7	000	$R_{FSYNC} = 40.2 k\Omega (0.1\%)$	285	300	315	kHz
		$R_{FSYNC} = 10k\Omega (0.1\%)$	1036	1100	1155	kHz
Switching Frequency Range		$T_{A} = +25 ^{\circ}C, V_{IN} = 12V$	50		1100	kHz
Synchronization Range at FSYNC		$T_{A} = +25^{\circ}C, V_{IN} = 12V$	50		1100	kHz
CLKOUT						
High Level CLKOUT Output Voltage	CLKOUTH	I _{CLKOUT} = 500μA	VCC-0.4	VCC-0 1		v
Low Level CLKOUT Output Voltage	CLKOUTL	I _{CLKOUT} = -500μA		0.1	0.4	v
Output Pulse Width	OENOUL	C _{LKOUT} = 100pF		270	0.4	ns
Phase Shift from UG Rising Edge to CLKOUT Pulse Rising Edge		UG = OPEN, C _{CLKOUT} = OPEN		180		•
SYNCHRONIZATION (FSYNC pin)						
Input High Threshold	VIH		3.5			v
Input Low Threshold	VIL		0.0		1.5	v
Input Pulse Width - Rise_To_Fall	112		20		20.000	ns
Input Pulse Width - Fall_To_Rise			20		20,000	ns
Delay from Input Pulse Rising to UG Rising Edge		UG = OPEN	20	325	20,000	ns
SOFT-START						
Soft-Start Current	ISS	V _{SS} = 0V	4.5	5	5.5	μA
Soft-Start Pin PreBias Voltage Range	V _{SS_PRE}	In prebias output condition; V _{SS PRE} = V _{FB}	0		1.6	V
Soft-Start PreBias Voltage Accuracy	<u></u>	V _{FB} = 500mV	-25		25	mV
Soft-Start Clamp Voltage	VSSCLAMP		3	3.4	3.8	v
REFERENCE VOLTAGE	COCLAIM					
Reference Accuracy		Measured at FB pin	1.584	1.6	1.616	v
FB Pin Input Bias Current		V _{FB} = 1.6V	-0.05		0.05	μA
ERROR AMPLIFIER						P., ,
Transconductance Gain				2		ms
COMP Output Impedance				10		MΩ
		C _{CMP =} 100pF from COMP pin to GND		-10		14122

ISL78268

Electrical Specifications	Refer to the Block Diagram (page 6) and Typical Application Schematics (page 7). Operating conditions unless
	and $V_{VCC} = 5.2V$, EN = 5.0V, T _A = -40 °C to +125 °C. Typicals are at T _A = +25 °C.
Boldface limits apply across the operating	g temperature range, -40 °C to +125 °C. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (<u>Note 7</u>)	ТҮР	MAX (<u>Note 7</u>)	UNITS
Slew Rate		C _{CMP} = 100pF from COMP pin to GND		±2.5		V/µs
COMP Output Current Capability				±300		μA
COMP Output Voltage High			3.5	3.7	3.9	v
COMP Output Voltage Low					0.3	v
SLOPE COMPENSATION SETTING	1				1	
SLOPE Pin Voltage				500		mV
SLOPE Accuracy		R _{SLOPE} = 20k (0.1%)	-30		30	%
		R _{SLOPE} = 40.2k (0.1%)	-30		30	%
CURRENT SENSE AMPLIFIER						
ISENxN, ISENxP Common Mode Voltage Rang	ge		4		55	v
ISENxN, ISENxP Bias Current	ISENXBIAS	Sinking into pin, EN = 5V, V _{ISENxN} = V _{ISENxP} = 4V to 55V	90	112	130	μA
ZERO CROSSING DETECTION	I					
Zero Crossing Detection (ZCD) Threshold	V _{ZCD_TH}			1.3		mV
OVERCURRENT PROTECTION						
Peak Current Cycle-by-Cycle Limit Voltage Threshold	V _{OC1}		32	47	60	mV
Peak Current Cycle-by-Cycle Limit Delay		UG = OPEN, from V _{OC1} threshold to UG falling		50		ns
Peak Current Hiccup/Latch-off Voltage Threshold	V _{0C2}		45	62	75	mV
OC2 Hiccup/Latch-off Blanking Time		Consecutive OC2 switching cycles		3		cycle
0C2 Hiccup Retry Delay				500		ms
AVERAGE OVERCURRENT PROTECTION AN	D CONSTANT CU	RRENT LIMITING LOOP			1	1
IMON Offset Current		$\label{eq:VRSEN-CSA2} \begin{split} &V_{RSEN-CSA2} = 0\text{mV}, V_{ISEN2N} = 4\text{V to 55V}, \\ &R_{SET2A} + R_{SET2B} = 665\Omega \; (0.1\%) \\ &R_{BIAS2A} + R_{BIAS2B} = 665\Omega \; (0.1\%) \end{split}$	7.0	8.5	10.0	μΑ
IMON Current Accuracy	IMON _{CSA2}	$\begin{split} & V_{RSEN-CSA2} = 25mV, V_{ISEN2N} = 4V \text{ to } 55V, \\ & R_{SET2A} + R_{SET2B} = 665\Omega \; (0.1\%) \\ & R_{BIAS2A} + R_{BIAS2B} = 665\Omega \; (0.1\%) \end{split}$	12	13.2	15	μA
	IMON _{CSA2}	$\begin{split} & V_{RSEN-CSA2} = 76 \text{mV}, V_{ISEN2N} = 4 \text{V to } 55 \text{V}, \\ & R_{SET2A} + R_{SET2B} = 665 \Omega \; (0.1\%) \\ & R_{BIAS2A} + R_{BIAS2B} = 665 \Omega \; (0.1\%) \end{split}$	21	22.8	26	μA
Fault Threshold at IMON/DE Pin		Selected LATCHOFF/HICCUP response	1.9	2.0	2.1	v
OC_AVG Hiccup Retry Delay				500		ms
Constant Current Limit Reference Accuracy	VREF _{CC}		1.584	1.6	1.616	v
PWM CONTROLLER						
Minimum UGATE ON Time	t _{MINON_UG}	UGATE pulse width, UG = OPEN, LG = OPEN	240	300	360	ns
Minimum UGATE OFF Time	^t MINOFF_UG	V _{COMP} = 3.5V, UG = OPEN, LG = OPEN		285		ns
Minimum LGATE ON Time	t _{MINON_LG}	V _{COMP} = 3.5V, UG = OPEN, LG = OPEN	140	175	210	ns

ISL78268

Electrical Specifications Refer to the Block Diagram (page 6) and Typical Application Schematics (page 7). Operating conditions unless otherwise noted: $V_{IN} = 12V$, $V_{PVCC} = 5.2V$ and $V_{VCC} = 5.2V$, EN = 5.0V, $T_A = -40$ °C to +125 °C. Typicals are at $T_A = +25$ °C. Boldface limits apply across the operating temperature range, -40 °C to +125 °C. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	MIN (<u>Note 7</u>)	ТҮР	MAX (<u>Note 7</u>)	UNITS
GATE DRIVERS						
UG Source Resistance	RUGSRC	50mA source current; V _{BOOT} - V _{PH} = 4.5V		1.2		Ω
UG Source Current	IUGSRC	UG - PH = 2.5V; V _{BOOT} - V _{PH} = 4.5V		2.0		Α
UG Sink Resistance	R _{UGPD}	100mA sink current; V _{BOOT} - V _{PH} = 4.5V		0.65		Ω
UG Sink Current	I _{UGPD}	UG - PH = 2.5V; V _{BOOT} - V _{PH} = 4.5V		3.0		Α
LG Source Resistance	R _{LGSRC}	50mA source current		1.0		Ω
LG Source Current	ILGSRC	LG - PGND = 2.5V		2.0		Α
LG Sink Resistance	R _{LGPD}	100mA sink current		0.55		Ω
LG Sink Current	I _{LGPD}	LG - PGND = 2.5V		3.0		Α
UG to PH Pull-Down Resistance				50		kΩ
LG to PGND Pull-Down Resistance				50		kΩ
BOOT-PH Refreshing Detection Threshold			3.1	3.3	3.5	v
BOOT-PH Refreshing Detection Threshold Hysteresis			100	150	250	mV
Dead-Time Delay - UG Falling to LG Rising	t _{DT1}	UG = OPEN, LG = OPEN	45	55	65	ns
Dead-Time Delay - LG Falling to UG Rising	t _{DT2}	UG = OPEN, LG ₌ OPEN	45	55	65	ns
OUTPUT OVERVOLTAGE DETECTION/PROTECTION	CTION (NOTE: FB	_OVP response is selectable to be LATCHOFF or I	HICCUP)			.I
FB Overvoltage Rising Trip Threshold	V _{FBOV_REF}	Percentage of Reference Point, VFB = 1.6V Selected LATCHOFF/HICCUP response.	111	115	118	%
FB Overvoltage Recovery Threshold			108	112	115	%
Overvoltage Threshold Hysteresis				3		%
FB Overvoltage Protection Delay		Overvoltage detection filter		1		μs
FB_OV Hiccup Retry Delay				500		ms
OUTPUT UNDERVOLTAGE DETECTION			1		1	1
FB Undervoltage Falling Threshold	V _{FBUV_REF}	Percentage of reference point, VFB = 1.6V	85	87.5	90	%
FB Undervoltage Recovery Threshold			88	90.5	93	%
Undervoltage Hysteresis				3		%
POWER-GOOD MONITOR (OUTPUT OVERVOI	TAGE, OUTPUT	UNDERVOLTAGE, VIN OVERVOLTAGE)	1		1	1
PGOOD Leakage Current		PGOOD HIGH, V _{PGOOD =} 5V			1	μA
PGOOD Low Voltage		PGOOD LOW, I _{PGOOD} = 0.5mA		0.20	0.4	v
PGOOD Rising Delay -1		From $V_{SS} = 0.95 \times VREF$ to $V_{SS} = V_{SSCLAMP}$, $C_{SS} = 15nF$		5.6		ms
PGOOD Rising Delay -2		From V _{SS} = V _{SSCLAMP} to PGOOD HIGH		0.5		ms
PGOOD Falling Delay		Blanking filter time before transition		10		us
HIC/LATCH Pin					1	1
HIC/LATCH Input Pull-Down Current		V _{HIC/LATCH} = 5V	0.8	1	2	μA
HIC/LATCH Input High Threshold			2			v
HIC/LATCH Input Low Threshold					0.8	v
OVER-TEMPERATURE PROTECTION		1	I		1	1
Over-Temperature Threshold				160		°C
Over-Temperature Recovery Threshold				145		°C

NOTE:

7. Parameters with MIN and/or MAX limits are 100% tested at +25 °C, unless otherwise specified. Temperature limits established by characterization and are not production tested.

All the performance curves are taken from the Evaluation Board (ISL78268EVAL1Z) unless otherwise noted.







FIGURE 6. FREQUENCY SETTING (AT +25 ° C), V_{IN} = 36V



 $L = 4.7 \mu H$, f_{SW} = 300k Ω








FIGURE 7. EFFICIENCY (AT +25 $^{\circ}$ C): DE MODE, V_{OUT} = 12V, L = 4.7 \muH, f_{SW} = 300k Ω








FIGURE 9. EFFICIENCY (AT -40 $^{\circ}$ C), DE MODE, V_{OUT} = 12V, L = 4.7 \mu H, f_{SW} = 300k Ω






All the performance curves are taken from the Evaluation Board (ISL78268EVAL1Z) unless otherwise noted. (Continued)








2µs/DIV

FIGURE 14. FORCED PWM MODE, $V_{IN} = 36V$, $V_{OUT} = 12V$, $I_{OUT} = 1.0A$, L = 4.7µH, C_{OUT} = 98µF, f_{SW} = 300kHz



1ms/DIV

FIGURE 16. INITIALIZATION TO START-UP: DE MODE, V_{IN} = 36V, V_{OUT} = 12V, I_{OUT} = 2.5A, L = 4.7µH, C_{OUT} = 98µF, f_{SW} = 300kHz






FIGURE 13. FORCED PWM MODE, V_{IN} =36V, V_{OUT} = 12V, I_{OUT} = 2.5A, L = 4.7µH, C_{OUT} = 98µF, f_{SW} = 300kHz











FIGURE 17. INITIALIZATION TO START-UP: DE MODE, V_{IN} = 36V, V_{OUT} = 12V, I_{OUT} = 0A, L = 4.7µH, C_{OUT} = 98µF, f_{SW} = 300kHz

All the performance curves are taken from the Evaluation Board (ISL78268EVAL1Z) unless otherwise noted. (Continued)







500µs/DIV

FIGURE 20. SOFT-START (NON-PREBIASED): DE MODE, V_{IN} = 36V, V_{OUT} = 12V, I_{OUT} = 2.5A, L = 4.7 μ H, C_{OUT} = 98 μ F, f_{SW} = 300kHz




FIGURE 22. SOFT-START (NON-PREBIASED): FORCED-PWM MODE, $V_{IN} = 36V$, $V_{OUT} = 12V$, $I_{OUT} = 2.5A$, L = 4.7µH, $C_{OUT} = 98\mu$ F, f_{SW} = 300kHz






FIGURE 19. INITIALIZATION TO START-UP: FORCED-PWM MODE, V_{IN} = 36V, V_{OUT} = 12V, I_{OUT} = 0A, L = 4.7µH, C_{OUT} = 98µF, f_{SW} = 300kHz











FIGURE 23. SOFT-START (NON-PREBIASED): FORCED-PWM MODE, $V_{IN} = 36V, V_{OUT} = 12V, I_{OUT} = 0A, L = 4.7\mu$ H, $C_{OUT} = 98\mu$ F, f_{SW} = 300kHz

All the performance curves are taken from the Evaluation Board (ISL78268EVAL1Z) unless otherwise noted. (Continued)












FIGURE 28. TRANSIENT RESPONSE: DE MODE, V_{IN} = 36V, V_{OUT} = 12V, I_{OUT} = 0.1A TO 4.5A, L = 4.7µH, C_{OUT} = 98µF





FIGURE 25. SOFT-START (PREBIASED): FORCED-PWM MODE, V_{IN} = 36V, V_{OUT} = 12V, I_{OUT} = 0A, L = 4.7µH, C_{OUT} = 98µF, f_{SW} = 300kHz









FIGURE 29. TRANSIENT RESPONSE: DE MODE, V_{IN} = 36V, V_{OUT} = 12V, I_{OUT} = 1A TO 3A, L = 4.7µH, C_{OUT} = 98µF

All the performance curves are taken from the Evaluation Board (ISL78268EVAL1Z) unless otherwise noted. (Continued)



500µs/DIV

FIGURE 30. TRANSIENT RESPONSE: FORCED-PWM MODE, V_{IN} = 36V, V_{OUT} = 12V, I_{OUT} = 0.1A TO 4.5A, L = 4.7 μ H, C_{OUT} = 98 μ F




FIGURE 32. HICCUP: ACL, V_{IN} = 30V, V_{OUT} = 12V, R_{IMON} = 156k Ω






FIGURE 34. AVERAGE CONSTANT OUTPUT CURRENT CONTROL, $V_{IN} = 20V, V_{OUT} (SETTING) = 12V, C_{IMON} = 1nF,$ $R_{IMON} = 130k\Omega, ACL = 4.05A, R_L = 5.0\Omega TO 2.0\Omega,$ $F_{LOAD} = 10Hz, DUTY OF LOAD CHANGE = 50\%$



500µs/DIV

FIGURE 31. TRANSIENT RESPONSE: FORCED-PWM MODE, V_{IN} = 36V, V_{OUT} = 12V, I_{OUT} = 1A TO 3A, L = 4.7µH, C_{OUT} = 98µF



GURE 33. INTERNAL LDO LOAD REGULATION: V_{IN} = 3 T_A = +25°C






FIGURE 35. AVERAGE CONSTANT OUTPUT CURRENT CONTROL, $V_{IN} = 36V, V_{OUT} (SETTING) = 12V, C_{IMON} = 1nF,$ $R_{IMON} = 130k\Omega, ACL = 4.05A, R_L = 5.0\Omega TO 2.0\Omega,$ $F_{LOAD} = 10Hz, DUTY OF LOAD CHANGE = 50\%$

All the performance curves are taken from the Evaluation Board (ISL78268EVAL1Z) unless otherwise noted. (Continued)








FIGURE 37. AVERAGE CONSTANT OUTPUT CURRENT CONTROL, V_{IN} = 36V, V_{OUT} (SETTING) = 12V, C_{IMON} = 1nF, R_{IMON} = 130k Ω , ACL = 4.05A, R_L = 2.3 Ω , START-UP WITH FIXED R_L

Operation Description

The ISL78268 is an automotive graded (AEC-Q100 Grade-1) single-phase synchronous buck controller with integrated high/low side 2/3A MOSFET drivers. It supports a wide operating input voltage range of 5V to 55V and up to 60V at V_{IN} when not switching. The device also provides the features of selectable Diode Emulation mode for the higher efficiency operation in light load conditions, average constant output current controls, and several protection features such as input overvoltage protection, output overvoltage protection, cycle-by-cycle current limit and protections, and thermal protection. Details of the functions are described in the following.

Synchronous Buck

In order to improve the efficiency, the ISL78268 employs synchronous buck architecture. In a synchronous buck, the LG output drives the synchronous low-side MOSFET, which replaces the freewheeling diode and improves the power losses by the voltage drop of the freewheeling diode while the high-side MOSFET is off. The LG signal is complementary to the UG signal.

The UG signal is powered from a charge pump that generates a voltage between BOOT and PH. An external diode from PVCC to BOOT charges an external capacitor between BOOT and PH when LG is high and PH is low. The capacitor provides the power to drive UG high. BOOT rises with PH and maintains the voltage to drive UG as the bootstrap diode is reverse biased.

Adaptive Dead-Time Control

The UG and LG drivers are designed to have an adaptive dead-time algorithm that optimizes operation with varying MOSFET conditions. In this algorithm, the device detects the off timing of external MOSFETs which is turning off via the gate driver output voltage. The ISL78268 adds internally fixed 55ns dead-time before turning on the target gate driver. This algorithm helps to prevent shoot-through current at the switching of external MOSFETs and also optimizes the total dead-time to maximize the efficiency.


Operation Initialization and Soft-Start

Prior to the converter initialization, VIN and VCC need to be supplied within the valid voltage range and the EN pin needs to be biased to logic high. When these conditions are provided, the controller begins soft-start. Once the output voltage is within the proper window of output regulation, V_{PGOOD} is asserted logic high.

Figure 38 shows the ISL78268 internal start-up timing diagram from the power-up to soft-start and valid PGOOD assertion.

As shown on Figure 38, there are 5 time intervals before the soft-start is initialized, they are specified as t_1 through t_5 . After soft-start is initiated, there are 5 time intervals indicated as t_5 through t_{10} . The descriptions for each time interval are as follows:

 t_1 - t_2 : The internal enable comparator holds the ISL78268 in shutdown until the EN pin voltage (V_{EN}) rises above 1.2V (typ) at the time of t_1 . During t_1 - t_2 the internal LDO output voltage at the PVCC pin (V_{PVCC}) will gradually increase until t_2 when it reaches the internal Power-On Reset (POR) rising threshold which is 4.5V(typ).





t₂ - t₃: During t₂ - t₃ time, the ISL78268 will go through a self-calibration process to determine the pin connections (HIC/LATCH, IMON/DE) for the operation mode selections. The time duration for t₂ - t₃ is typically 170 μ s.

t₃-t₄: During this period, the ISL78268 will wait until the internal PLL circuit is locked to the preset oscillator frequency set by the resistor on FSYNC or the external clock at FSYNC. When PLL locking is achieved at t₄, the oscillator will generate output at the CLK_OUT pin. The time duration for t₃-t₄ depends on PLL_COMP pin configuration. The PLL is compensated with a series resistor-capacitor R_{PLLCMP}, C_{PLLCMP1} from the PLL_COMP pin to GND and a capacitor C_{PLLCMP2} from PLL_COMP to GND. Typical values are R_{PLLCMP} = 3.24k Ω , C_{PLLCMP1} = 6.8nF, C_{PLLCMP2} = 1nF. With this PLL_COMP compensation, the time duration for t₃-t₄ is around 0.8ms.

 t_4 - t_5 : After the PLL locks the frequency at t_4 , the system is preparing to soft-start. The ISL78268's unique feature will prebias the V_{SS} based on V_{FB} voltage during this time. The duration time for t_4 - t_5 is around 50µs. During t_4 - t_5 drivers remain off.

t₅ - t₆: After t₅, the soft-start circuit starts to ramp up from the prebiased VFB. At the same time, the COMP pin voltage starts to ramp up also. The UG driver will be enabled at **t₅**. However, before **t₆**, COMP is still below the peak current mode control ramp offset, the drivers will not be switching. During soft-start period **t₅ - t₁₀**, the device will operate with Diode Emulation mode and keep LG driver off.

t₆ - t₇: If the FB voltage (VFB) is below 0.4V (typ), the device operates at fixed minimum frequency (50kHz (typ)) with minimum high-side MOSFET on-time. When VFB reaches

0.4V (typ), the switching frequency will change to the target frequency gradually and the high-side MOSFET on-time will be controlled by the PWM control loop. If the prebiased FB voltage is above 0.4V (typ), the device starts up with the target switching frequency. If FB voltage is >0.4V the time $t_6 - t_7$ is negligible.

t₆ - t₈: At **t₆**, COMP is above the peak current mode control ramp offset, the drivers starts switching. Output voltage ramps up while FB voltage is following SS ramp during this soft-start period. At **t₈**, output voltage reaches the regulation level and FB voltage reaches **1.6V** (typ).

 t_7 - t_{10} : SS pin voltage continues ramping up until it reaches SS clamp voltage 3.4V (typ) at t_9 . The soft-start period will be completed at t_{10} which is 0.5ms (typ) after the t_9 . When the soft-start completes, the device operates in the operation mode selected by the IMON/DE configuration. If the Forced PWM mode is selected, the device operates in full synchronous rectification. If the Diode Emulation Mode (DE Mode) is selected, the device will be able to operate in DE mode, i.e., turn-off low-side MOSFET when the inductor current reaches zero to prevent the negative current and improves the efficiency. At the end of soft-start period t_{10} , the PGOOD open-drain follows the COMP and inductor current ramp signal relations. Pin is released and will be pulled up by the external resistor.

Enable

To enable the device, the EN pin needs to be driven higher than 1.2V (typ.) by the external enable signal or resistor divider between VIN and GND. The EN pin has an internal $5M\Omega$ (typ) pull-down resistor. Also, this pin internally has a 5.2V (typ) clamp circuit with $5k\Omega$ (typ) resistor in series to prevent excess voltage applied to the internal circuits. When applying the EN signal using resistor divider from VIN, internal pull-down resistance needs to be considered. Also the resistor divider ratio needs to be adjusted as its EN pin input voltage may not exceed 5.2V.

To disable or reset all fault status, the EN pin needs to be driven lower than 1.1V (typ). When the EN pin is driven to low, the ISL78268 turns off all of the blocks to minimize the off-state quiescent current.




FIGURE 39. ENABLE BLOCK

Clock Generator and Synchronization

INTERNAL CLOCK FREQUENCY SETTING

The switching frequency is determined by the selection of the frequency-setting resistor, R_{FSYNC} , connected from the FSYNC pin to GND. Equation 1 and Figure 40 provide the relation between R_{FSYNC} and switching frequency. For stable operation of the device, it is recommended to set the f_{SW} between 50kHz to 1.1MHz.

$$R_{FSYNC} = 2.5x(10)^{10} x \left(\frac{0.5}{f_{SW}} - 5.0X10^{-8}\right)$$
 (EQ. 1)

Where f_{SW} is the switching frequency of the device.





Figure 41 shows the block diagram of the Clock Generator block. The FSYNC pin is biased at 0.5V (typ). The 0.5V at FSYNC creates a constant current with R_{FSYNC} . The current is fed to the internal oscillator to generate the internal base clock. This internal base clock is reshaped with the Phase Lock Loop (PLL) circuitry and the output of PLL will be used as the main clock of the device.





SYNCHRONIZATION WITH EXTERNAL CLOCK

The ISL78268 contains a PLL circuitry and has frequency synchronization capability by simply connecting the FSYNC pin to an external square pulse waveform.

The PLL block detects the rising edge of external clock and synchronizes it with the rising edge of UG. The delay time of UG rising from the external clock rising edge is 325ns (typ).

The FSYNC pin has special thresholds to detect the external clock. The input high level of external clock should be higher than 3.5V and low level should be lower than 1.5V.

When continuous external clock pulse is applied while operating with internal clock which is determined by R_{FSYNC} , this device synchronizes with the external clock gradually and continues its switching. However, when the external clock is removed for a certain period (~6ms), the device will stop its switching and restart from the initialization/soft-start process after about a 50ms interval.

The PLL is compensated with a series connected resistor and capacitor (R_{PLLCMP} and C_{PLLCMP}) from the PLL_COMP pin to GND and a capacitor (C_{PLLCMP2}) from PLL_COMP to GND. For stable operation, recommended to set R_{PLLCMP} = $3.24k\Omega$, C_{PLLCMP1} = 6.8nF, C_{PLLCMP2} = 1nF. The typical lock time for this case will be around 0.8ms.

The CLKOUT pin provides a square pulse waveform at the switching frequency. The amplitude is GND to VCC with 270ns (typ) pulse width, and the rising edge is 180° shifted from the rising edge of UG.

Soft-Start

Soft-start is implemented by an internal 5µA current source charging the soft-start capacitor (C_{SS}) at SS to GND. The voltage on the SS pin controls the reference voltage for the FB pin during soft-start. When starting up the system while the output voltage is remaining (prebiased), a prebias circuit charges the C_{SS} capacitor to the same voltage as FB voltage before soft-start begins. This allows more accurate correlation between the soft-start ramp time and the output voltage.

Assuming no prebiased output condition, the soft-start ramp time is:

 $t_{SS} = V_{REF} \frac{c_{SS}}{5\mu A} \tag{EQ. 2}$


Where V_{REF} is the 1.6V reference.

Assuming no load condition, the average inductor current ${\sf I}_{L_softstart}$ to charge the output capacitors from 0V to final regulation voltage within soft-start time t_{SS} can be estimated as:

$$I_{\text{Lsoftstart}} = V_{\text{OUT}} \frac{C_{\text{OUT}}}{t_{\text{SS}}}$$
(EQ. 3)

If start-up with full load is required, the total inductor average current at the soft-start period is the sum of full load current and $I_{L_softstart}$. Based on this consideration, enough soft-start time should be set to make sure overcurrent protection is not tripped.

At the beginning of soft-start, if the prebiased V_{FB} voltage is lower than 0.4V (typ), the device is forced to switch at 50kHz (typ) with minimum on-time of high-side MOSFET. When V_{FB} reaches 0.4V (typ) or higher, the device operates with normal switching frequency and on-time. If the prebiased VFB voltage is higher






FIGURE 42. SOFT-START BLOCK

The soft-start period will be finished when the SS pin voltage reaches its clamp voltage (3.4V typ) with a 0.5ms (typ) additional interval. At the end of soft-start period, the pull-down of the PGOOD pin will be released and this pin will be pulled up by external resistor, which will be biased to VCC or external logic supply level.

While in soft-start period, the device operates in Diode Emulation mode to prevent undesired negative current at inductor from output. In this period, regardless of the configuration of IMON/DE pin, i.e., either Forced PWM mode or Diode Emulation mode is selected, only the high-side MOSFET will be switched and low-side MOSFET will be kept off.

Bootstrap for High-side NMOS Drive

To turn on the high-side MOSFET properly, the ISL78268 employs a bootstrap circuit using an external boot capacitor (C_{BOOT}) and diode (D_{BT}). At the time the high-side MOSFET turns off, to maintain the current on the inductor, the PH node will go down to GND level at low-side MOSFET turn on. While in this low-side MOSFET on period, the diode connected from PVCC to boot capacitor will be forward biased and charge up the boot capacitor. When the low-side MOSFET is turned off and the high-side MOSFET is turned on after dead-time, the PH node goes up to VIN level and the BOOT pin bias is VIN + PVCC - V_F to drive the high-side driver circuitry.

BOOT REFRESHING

In order to keep sufficient supply voltage for the high-side driver circuit operation, the ISL78268 has a boot-refreshing circuit. When the boot capacitor voltage becomes lower than 3.3V (typ), the low side transistor is forced to turn on with its minimum on time to charge the boot capacitor. The boot refreshing will occur at the beginning of soft-start and pulse skipping operation at very light load conditions.




FIGURE 43. OUTPUT BOOT CONTROL

MINIMUM OFF-TIME CONSIDERATION

To ensure the charging of the boot capacitor, the device has internally fixed minimum off time (t_{minoff}) for the high-side MOSFET. Just after the high-side MOSFET turns off, the PH node goes down to GND level and boot capacitor will be charged from PVCC via an external diode (Schottky diode is recommended). However, when an NMOS with large Q_g is selected to support heavy load application, the internally fixed t_{minoff} may not be enough to charge the boot capacitor sufficiently. For this case, it is recommended to adjust the switching frequency or input voltage as the system has sufficient off time of high-side transistor.

PWM Operation

The switching cycle is defined as the time between UG pulse initiation signals. The cycle time of the pulse initiation signal is the inversion of the switching frequency set by the resistor between the FSYNC pin and ground.

The ISL78268 uses peak current mode control. The PWM operation is initialized by the clock from the oscillator. The high-side MOSFET is turned on (UG) by the clock at the beginning of a PWM cycle and the inductor current flows in the high-side MOSFET and ramps up. When the sum of the current sense signal (through I_{SEN1} current sense amplifier) and the slope compensation signal reaches the error amplifier output voltage, the PWM comparator is triggered and UG is turned off to shut down the high-side MOSFET. The high-side MOSFET stays off until the next clock signal comes for the next cycle.

After the high-side MOSFET is turned off, the low-side MOSFET turns on with the fixed dead-time. The off timing of low-side MOSFET is determined by either the next high-side on timing at next PWM cycle or when the inductor current become zero if the Diode Emulation mode is selected.

To prevent undesired shoot-through current at external high-side and low-side MOSFETs, the device has adaptive dead-time control and internally fixed dead-time. The internally fixed dead-time is typically 55ns, for both high-side to low side and low-side to high-side switching transition.

The output voltage is sensed by a resistor divider from V_{OUT} to the FB pin. The difference between the FB voltage and 1.6V (typ) reference is amplified and compensated to generate the error voltage signal at the COMP pin that is used for PWM generation circuits.

Current Sensing

The ISL78268 has two current sense amplifiers: one for high-side MOSFET peak current sensing for PWM control and overcurrent protections, and the other for output inductor current sensing for average current control and diode emulation timing control.

CURRENT SENSE AMPLIFIER 1 (CSA1)

The current-sense amplifier (CSA1) is used to sense the inductor current in the current-sense resistor placed in series with the high-side MOSFET. The sensed current information (I_{SEN1}) is used for peak current mode control and overcurrent protection. Peak current mode control is implemented using CSA1 in the PWM control loop as described in <u>"PWM Operation"</u>.

The cycle-by-cycle peak current limit (OC1) is implemented by comparing I_{SEN1} with an 70µA threshold. At the peak current limit comparator threshold, the PWM pulse is terminated. During an overload condition when I_{SEN1} reaches 93µA (OC2 threshold), the IC enters into latch-off or hiccup mode, which is defined by the HIC/LATCH pin configuration. If latch-off mode is selected, the device stops switching when OC2 is tripped and will not restart until the EN or VIN is toggled. If Hiccup mode is selected, the PWM is disabled for 500ms (typ) before beginning a soft-start cycle. Three consecutive OC2 faults are required to enter hiccup or latch-off. OC2 hiccup or latch-off is enabled during soft-start and normal operating modes.

CURRENT SENSE AMPLIFIER 2 (CSA2)

The current-sense amplifier (CSA2) is used to sense the continuous (not pulsing as in R_{SEN1}) inductor current either by DCR sensing method or using a sense resistor in series with the inductor for more accurate sensing. The sensed current signal is used for three functions:

- Average constant current control
- Diode emulation
- Average OC protection

The ISEN2P voltage is also used to monitor the minimum output voltage. Under the overload condition (OC1) or under the average constant current control, if the voltage become lower than about 1.2V (typ), the device stops switching and enters Latch-off/ Hiccup mode.

If these three functions are not required in the application, CSA2 should be connected to VCC (or VIN).

SENSE RESISTOR CURRENT SENSING

A sense resistor can be placed in series with the inductor. As shown in <u>Figure 44</u>, the ISL78268 senses the voltage across the sense resistor. CSA1 is used to sense the high-side MOSFET's current. The sense resistor is placed between the input capacitors and the high-side MOSFET.

CSA2 is used to sense the inductor current. A sense resistor is placed between the inductor and the output capacitors.

The voltage on the ISEN(n)P and ISEN(n)N of the current sense amplifier are forced to be equal. The voltage across $R_{\mbox{SET}(n)}$ is equivalent to the voltage drop across the $R_{\mbox{SEN}(n)}$ resistor. The

resulting current into the ISEN(n)P pin is proportional (scaled) to the current in $R_{SEN(n)}$. Equation 4 is derived as:

$$I_{SEN(n)} = I_{R_{SEN(n)}} \cdot \frac{R_{SEN(n)}}{R_{SET(n)}}$$
(EQ. 4)

Where $R_{SET(n)}$ is the sum of $R_{SET(n)A}$ and $R_{SET(n)B}$ in Figure 44.

ISEN(n)P and ISEN(n)N have equal bias current (112 μ A typ) therefore, the resistors R_{BIAS(n)} and R_{SET(n)} should be matched to prevent offset.

To prevent noise injection from switching currents, it is recommended to place a filter capacitor in between the R_{SET} resistors. Typically, 220pF ceramic capacitor is used when the R_{SET(n)} is 665Ω .




FIGURE 44. SENSE RESISTOR CURRENT SENSING

INDUCTOR DCR SENSING

An inductor has a distributed resistance as measured by the DCR (Direct Current Resistance) parameter.

The inductor DCR can be modeled as a lumped quantity, as shown in Figure 45, Equation 5 shows the S-domain equivalent voltage across the inductor V_L .

$$V_{L} = I_{L} \cdot (s \cdot L + DCR)$$
(EQ. 5)

A simple R-C network across the inductor can extract the DCR voltage, as shown in <u>Figure 45</u>.

The voltage on the capacitor V_{CDCRS} , can be shown to be proportional to the channel current I_L , see <u>Equation 6</u>.

$$V_{\text{CDCRS}} = \frac{\left(s \cdot \frac{L}{\text{DCR}} + 1\right) \cdot (\text{DCR} \cdot I_{L})}{R_{\text{DCRS}} \times \left(\frac{1}{R_{\text{SET}}} + s \cdot C_{\text{DCRS}}\right) + 1}$$
(EQ. 6)

If the C_{DCRS} is selected so $2^{\star}\pi^{\star}f_{SW}^{\star}C_{DCRS}$ is much greater than $1/R_{SET}$, the $1/R_{SET}$ will be negligible. Also, if the R-C network components are selected such that the time constant ($R_{DCRS}^{\star}C_{DCRS}$) matches the inductor time constant (L/DCR),

the voltage across the capacitor V_{CDCRS} is equal to the voltage drop across the DCR, i.e., proportional to the inductor current.

With the internal current sense amplifier, the capacitor voltage V_{CDCRS} is replicated across the sense resistor R_{SET2}. Therefore, the current flow into the ISEN2P pin is also proportional to the inductor current. Equation 7 shows the relation between sensed current I_{SEN2} and inductor current (I_L) when DCR sensing is used.

$$I_{SEN2} = I_{L} \cdot \frac{DCR}{R_{SET2}}$$
(EQ. 7)




FIGURE 45. INDUCTOR DCR CURRENT SENSING

Adjustable Slope Compensation

A buck converter operating in peak current mode requires slope compensation when the duty cycle is larger than 50%. It is advisable to add slope compensation when the duty cycle is approximately 30% or more since a transient load step can push the duty cycle higher than the steady state level. When slope compensation is too low, the converter can suffer from subharmonic oscillation, which may result in noise emissions at half the switching frequency. On the other hand, overcompensation of the slope may reduce the phase margin. Therefore, proper design of the slope compensation is needed.

The ISL78268 features adjustable slope compensation by setting the resistor value R_{SLOPE} from the SLOPE pin to GND. <u>Figure 46</u> shows the block diagram related to slope compensation.

For current mode control, in theory we need the compensation slope m_{SL} to be larger than 50% of the inductor current down ramp slope m_{h} .

Equation 8 shows the resistor value at SLOPE PIN to create a compensation ramp.

$$R_{SLOPE} = \frac{Lx10^{\circ}xR_{SET}}{KxV_{OUT}xR_{SEN}x1.5}(\Omega)$$
(EQ. 8)

Where K is the selected gain of compensation slope over inductor down slope. For example, K = 1 gives the R_{SLOPE} value generating a compensation slope equal to inductor current down ramp slope. Theoretically, the K needs to be larger than 0.5 and in general, more than 1.0 is used in the actual application.




FIGURE 46. SLOPE COMPENSATION BLOCK

Light Load Efficiency Enhancement

For switching mode power supplies, the total loss is related to both the conduction loss and the switching loss. The conduction loss dominates at heavy load while the switching loss dominates at light load condition. The ISL78268 has the option to be set in cycle-by-cycle Diode Emulation mode and pulse skipping features to enhance the light load efficiency.

IMON/DE is used to select DE (Diode Emulation) mode. When the IMON/DE is connected to an external resistor or shorted to GND, the DE mode is selected. Also, if IMON/DE pin is pulled up to VCC level, the device operates in Forced PWM mode.

To achieve Diode Emulation mode, the current sense amplifier CSA2 is used to sense the output inductor current either by DCR sensing or an accurate current shunt resistor.

DIODE EMULATION AT LIGHT LOAD CONDITION

When DE mode is selected, if the inductor current reaches discontinuous conduction mode (DCM) operation, the ISL78268 controller will turn off the low-side MOSFET and enter into Diode Emulation mode.

By utilizing the cycle-by-cycle diode emulation scheme, negative current is prevented and the efficiency is improved from the smaller RMS current in the power stage.

While in soft-start period until the PGOOD pull-down is released, the low-side MOSFET is forced off (in either cases of DE mode or Forced PWM mode is selected).

PULSE SKIPPING AT DEEP LIGHT LOAD CONDITION

If the converter enters Diode Emulation mode and the load is further reduced, COMP voltage becomes lower than the minimum threshold and the device skips the pulses to increase the deep light load efficiency.

Average Constant Current Control

In normal PWM operation, the PWM pulse is terminated when the sensed peak current reaches the error amplifier control voltage. But some applications, such as charging a battery, may desire constant output current control instead of output voltage control. To support such requirements, ISL78268 provides the average constant current control loop to control the average current up to the FB regulated output voltage.

Average Constant Current control operates in the range of approximately 25% to 100% of targeted output voltage. This is due to the function described in the soft-start sequence (t_6 - t_7) when the FB voltage (VFB) is below 0.4V and the device operates at 50kHz (typ) with minimum high-side MOSFET on time.

The IMON/DE pin serves to monitor the average current that is used for average constant current control and Average Overcurrent Protection (AVGOCP). The Current Sense Amplifier 2 (CSA2) output current, I_{SEN2} , which is representing the output current (see Figure 44 for R_{SEN} and R_{SET} positions) is sourcing out from this pin. Equation 9 describes the relation between output current (I_{OUT}) and IMON/DE pin current (I_{IMON}). An RC network should be connected between the IMON/DE pin and GND, such that the ripple current signal can be filtered out and converted to a voltage signal to represent the averaged output current. The time constant of the RC network should be on the order of 10 to 100 times slower than the voltage loop bandwidth so that the programmable current limit circuit does not interfere with the control loop stability. The IMON/DE pin voltage V_{IMON} can be calculated as Equation 10.

$$\mathbf{I}_{\text{IMON}} = \left(\mathbf{I}_{\text{OUT}} \cdot \frac{\mathbf{R}_{\text{SEN}}}{\mathbf{R}_{\text{SET}}} + \mathbf{68} \times \mathbf{10}^{-6}\right) \cdot \mathbf{0.125}$$
(EQ. 9)

$$V_{\rm IMON} = I_{\rm IMON} \cdot R_{\rm IMON}$$
(EQ. 10)

When the IMON/DE pin voltage is at 1.6V (typ), the average constant output current control loop on the device limits the on time of high-side MOSFET to keep the output current constant. While the average constant output current control is working, the output voltage may become lower than preset output voltage because of the lowered duty cycle. <u>Equation 11</u> shows the R_{IMON} for the desired average output current.

$$R_{IMON} = \frac{12.8}{I_{OUT} \cdot \frac{R_{SEN}}{R_{SET}} + 68 \times 10^{-6}}$$
(EQ. 11)