# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## DATASHEET

# **inter<sub>sil</sub>**"

## **Multi-Cell Li-Ion Battery Manager**

#### ISL94212

The <u>ISL94212</u> Li-ion battery manager IC supervises up to 12 series connected cells. The part provides accurate monitoring, cell balancing and extensive system diagnostics functions. Three cell balancing modes are provided: Manual Balancing mode, Timed Balancing mode and Auto Balance mode. The Auto Balance mode terminates balancing functions when a charge transfer value has been met.

The ISL94212 communicates to a host microcontroller via an SPI interface and to other ISL94212 devices using a robust, proprietary, two-wire Daisy Chain system.

The ISL94212 is offered in a 64 Ld TQFP package and is specified for an operational temperature range of -40  $^\circ$ C to +85  $^\circ$ C.

## **Applications**

- Light electric vehicle (LEV); E-Moto; E-Bike
- Battery backup systems; Energy Storage Systems (ESS)
- Solar Farms
- Portable and semi-portable equipment

#### **Features**

- Up to 12-cell voltage monitors, support Li-lon CoO\_2, Li-ion  $Mn_2O_4$ , and Li-ion FePO4 chemistries
- Cell voltage measurement accuracy ±10mV
- 13-bit cell voltage measurement
- Pack voltage measurement accuracy ±180mV
- 14-bit pack voltage and temperature measurements
- Cell voltage scan rate of 19.5µs per cell (234µs to scan 12 cells)
- · Internal temperature monitoring
- · Up to four external temperature inputs
- · Robust daisy chain communications system
- · Integrated system diagnostics for all key internal functions
- · Hardwired and communications based fault notification
- Integrated watchdog shuts down device if communication is lost
- 7µA shutdown current: Enable = V<sub>SS</sub>
- 2Mbps SPI




FIGURE 1. TYPICAL APPLICATION

1

#### ISL94212

## **Table of Contents**

| Ordering Information   | 4   |
|--|---|
| Pin Configuration  | 4   |
| Absolute Maximum Ratings   | 7   |
| Thermal Information  | 7   |
| Recommended Operating Conditions   | 7   |
| Electrical Specifications  | 7   |
| Timing Diagrams1   | 4   |
| Typical Performance Curves1  | 15  |
| Device Description and Operation2  | 21  |
| Power Modes  | 21  |
| Measurement Modes2   | 21  |
| Measurement Mode Commands2   | 21  |
| Scan Once  | 22  |
| Scan Voltages2   | 22  |
| Scan Temperatures  | 22  |
| Scan Mixed 2   | 22  |
| Scan Wires2  | 22  |
| Scan All   | 22  |
| Scan Continuous2   | 23  |
| Measure  | 23  |
| Cell Voltage Measurement Accuracy  | 24  |
| Temperature Monitoring2  | 24  |
| Cell Balancing Functions2  | 25  |
|  |   |
| Balance Setup Register2  |   |
| Balance Setup Register    2      Balance Status Register    2  | 25  |
|  | 25<br>26  |
| Balance Status Register 2  | 25<br>26<br>26  |
| Balance Status Register    2      Manual Balance Mode    2   | 25<br>26<br>26<br>27  |
| Balance Status Register    2      Manual Balance Mode    2      Timed Balance Mode    2  | 25<br>26<br>26<br>27<br>27  |
| Balance Status Register       2         Manual Balance Mode       2         Timed Balance Mode       2         Auto Balance Mode       2         Balance FET Drivers       2         Device Setup Register       3   | 25<br>26<br>27<br>27<br>27<br>29<br>30  |
| Balance Status Register       2         Manual Balance Mode       2         Timed Balance Mode       2         Auto Balance Mode       2         Balance FET Drivers       2         Device Setup Register       3         Cell Balance Enabled Register       3   | 25<br>26<br>27<br>27<br>29<br>30  |
| Balance Status Register       2         Manual Balance Mode       2         Timed Balance Mode       2         Auto Balance Mode       2         Balance FET Drivers       2         Device Setup Register       3   | 25<br>26<br>27<br>27<br>29<br>30  |
| Balance Status Register       2         Manual Balance Mode       2         Timed Balance Mode       2         Auto Balance Mode       2         Balance FET Drivers       2         Device Setup Register       3         Cell Balance Enabled Register       3   | 25<br>26<br>27<br>27<br>29<br>30<br>30<br>30<br><b>31</b>   |
| Balance Status Register       2         Manual Balance Mode       2         Timed Balance Mode       2         Auto Balance Mode       2         Balance FET Drivers       2         Device Setup Register       3         Cell Balance Enabled Register       3         System Configuration       3  | 25<br>26<br>27<br>27<br>29<br>30<br>30<br>31<br>31  |
| Balance Status Register       2         Manual Balance Mode       2         Timed Balance Mode       2         Auto Balance Mode       2         Balance FET Drivers       2         Device Setup Register       3         Cell Balance Enabled Register       3         System Configuration       3         Full Duplex Operation       3         Half Duplex Operation       3  | 25<br>26<br>27<br>27<br>29<br>30<br>30<br>31<br>31<br>31<br>32  |
| Balance Status Register       2         Manual Balance Mode       2         Timed Balance Mode       2         Auto Balance Mode       2         Balance FET Drivers       2         Device Setup Register       3         Cell Balance Enabled Register       3         System Configuration       3         SPI Interface       3         Full Duplex Operation       3  | 25<br>26<br>27<br>27<br>29<br>30<br>30<br>31<br>31<br>31<br>32  |
| Balance Status Register       2         Manual Balance Mode       2         Timed Balance Mode       2         Auto Balance Mode       2         Balance FET Drivers       2         Device Setup Register       3         Cell Balance Enabled Register       3         System Configuration       3         Full Duplex Operation       3         Half Duplex Operation       3  | 25<br>26<br>27<br>27<br>29<br>30<br>30<br>31<br>31<br>31<br>32<br>33  |
| Balance Status Register       2         Manual Balance Mode       2         Timed Balance Mode       2         Auto Balance Mode       2         Balance FET Drivers       2         Device Setup Register       3         Cell Balance Enabled Register       3         System Configuration       3         SPI Interface       3         Half Duplex Operation       3         Non-daisy Chain Systems       3  | 25<br>26<br>27<br>27<br>29<br>30<br>30<br>31<br>31<br>32<br>33<br>33<br>33                                      |
| Balance Status Register       2         Manual Balance Mode       2         Timed Balance Mode       2         Auto Balance Mode       2         Balance FET Drivers       2         Device Setup Register       3         Cell Balance Enabled Register       3         System Configuration       3         SPI Interface       3         Full Duplex Operation       3         Half Duplex Operation       3         Normal Communications       3         Alarm Signals       3         Communication Faults       3   | 25<br>26<br>27<br>29<br>30<br>31<br>31<br>32<br>33<br>33<br>33<br>33<br>33                                      |
| Balance Status Register       2         Manual Balance Mode       2         Timed Balance Mode       2         Auto Balance Mode       2         Balance FET Drivers       2         Device Setup Register       3         Cell Balance Enabled Register       3         System Configuration       3         SPI Interface       3         Half Duplex Operation       3         Non-daisy Chain Systems       3         Normal Communications       3         Alarm Signals       3         Fault Response in Sleep Mode       3   | 25<br>26<br>27<br>29<br>30<br>31<br>31<br>32<br>33<br>33<br>33<br>33<br>33<br>33<br>33                          |
| Balance Status Register       2         Manual Balance Mode       2         Timed Balance Mode       2         Auto Balance Mode       2         Balance FET Drivers       2         Device Setup Register       3         Cell Balance Enabled Register       3         System Configuration       3         SPI Interface       3         Full Duplex Operation       3         Half Duplex Operation       3         Normal Communications       3         Alarm Signals       3         Communication Faults       3         Fault Response in Sleep Mode       3         Example Communications       3   | 25<br>26<br>27<br>29<br>30<br><b>31</b><br>31<br>32<br>33<br>33<br>33<br>34<br>34                               |
| Balance Status Register       2         Manual Balance Mode       2         Timed Balance Mode       2         Auto Balance Mode       2         Balance FET Drivers       2         Device Setup Register       3         Cell Balance Enabled Register       3         System Configuration       3         SPI Interface       3         Full Duplex Operation       3         Half Duplex Operation       3         Normal Communications       3         Alarm Signals       3         Communication Faults       3         Fault Response in Sleep Mode       3         Example Communications       3         Daisy Chain Systems       3                                   | 25<br>26<br>27<br>29<br>30<br>31<br>31<br>32<br>33<br>33<br>33<br>34<br>34<br>34<br>34                          |
| Balance Status Register       2         Manual Balance Mode       2         Timed Balance Mode       2         Auto Balance Mode       2         Balance FET Drivers       2         Device Setup Register       3         Cell Balance Enabled Register       3         System Configuration       3         SPI Interface       3         Full Duplex Operation       3         Half Duplex Operation       3         Normal Communications       3         Alarm Signals       3         Communication Faults       3         Fault Response in Sleep Mode       3         Example Communications       3         Daisy Chain Systems       3         Daisy Chain Ports       3 | 25<br>26<br>27<br>27<br>29<br>30<br><b>31</b><br>31<br>32<br>33<br>33<br>34<br>34<br>34<br>34<br>34<br>34<br>34 |
| Balance Status Register       2         Manual Balance Mode       2         Timed Balance Mode       2         Auto Balance Mode       2         Balance FET Drivers       2         Device Setup Register       3         Cell Balance Enabled Register       3         System Configuration       3         SPI Interface       3         Full Duplex Operation       3         Half Duplex Operation       3         Normal Communications       3         Alarm Signals       3         Communication Faults       3         Fault Response in Sleep Mode       3         Example Communications       3         Daisy Chain Systems       3                                   | 25<br>26<br>27<br>29<br>30<br><b>31</b><br>31<br>32<br>33<br>33<br>34<br>34<br>34<br>34<br>35                   |

| CRC Calculation   | 36 |
|---|----|
| Daisy Chain Addressing  | 38 |
| Daisy Chain Commands  | 40 |
| Identify  | 40 |
| ACK (Acknowledge)   | 42 |
| NAK (Not Acknowledge)   | 42 |
| Reset   | 42 |
| Address All   | 42 |
| Alarm Signals   | 43 |
| Watchdog Function   | 43 |
| Communications Faults   | 44 |
| Communication Failure   | 44 |
| Scan Counter  | 45 |
| Daisy Chain Communications Conflicts                              | 45 |
| Memory Checksum   | 45 |
| Settling Time Following Diagnostic Activity                       | 45 |
| Open Wire Test  | 45 |
| Cell Balancing  | 45 |
| Fault Signal Filtering  | 46 |
| Fault Diagnostics   | 46 |
| Sleep Mode  | 50 |
| Wakeup  | 50 |
| Fault Response in Sleep Mode                                      | 50 |
| Communication and Measurement Diagrams                            | 50 |
| Measurement Timing Diagrams                                       | 51 |
| Command Timing Diagram  | 52 |
| Response Timing Diagrams  | 53 |
| Communication and Measurement Timing Tables                       | 56 |
| Measurement Timing Tables   | 56 |
| Command Timing Tables   | 57 |
| Response Timing Tables  | 58 |
| System Registers  | 62 |
| Register Descriptions   | 62 |
| Cell Voltage Data   | 62 |
| Temperature Data, Secondary Voltage Reference<br>Data, Scan Count | 62 |
| Fault Registers   | 63 |
| Setup Registers   | 66 |
| Cell Balance Registers  | 69 |
| Reference Coefficient Registers                                   | 69 |
| Cells In Balance Register   | 70 |
| Device Commands   | 70 |
| Nonvolatile Memory (EEPROM) Checksum                              | 71 |
| Applications Circuits Information                                 | 72 |
| Typical Applications Circuits                                     | 72 |
| Typical Application Circuits.                                     | 73 |
| Notes on Board Layout   | 77 |

| Component Selection                               |
|---|
|   |
| Operating the ISL94212 with Reduced Cell Counts78 |
| Typical Application Circuits                      |
| Power Supplies82                                  |
| Voltage Reference Bypass Capacitor                |
| Cell Balancing Circuits82                         |
| Cell Voltage Measurements During Balancing 83     |
| Balancing with Scan Continuous Mode Enabled83     |
| Daisy Chain Communications System83               |
| External Inputs                                   |
| Board Level Calibration86                         |
| Worked Examples86                                 |
| Voltage Reference Check Calculation               |
| Cell Balancing – Manual Mode87                    |
| Cell Balancing – Timed Mode87                     |
| Cell Balancing – Auto Mode                        |
| Register Map90                                    |
| Revision History95                                |
| Package Outline Drawing96                         |

#### **Ordering Information**

| PART NUMBER<br>( <u>Notes 2, 3, 4</u> ) | PART<br>MARKING | TRIM VOLTAGE, V <sub>NOM</sub><br>(V) | TEMP. RANGE<br>(°C) | PACKAGE<br>(RoHS Compliant) | PKG.<br>DWG. # |
|---|-----------------|---------------------------------------|---------------------|-----------------------------|----------------|
| ISL94212INZ ( <u>Note 1</u> )           | ISL94212INZ     | 3.3                                   | -40 to +85          | 64 Ld TQFP                  | Q64.10x10D     |
| ISL94212EVKIT1Z                         | Evaluation Kit  | · · · ·                               |                     | ·                           | •              |

NOTES:


1. Add "-T\*" suffix for tape and reel. Please refer to TB347 for details on reel specifications.

2. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

3. For Moisture Sensitivity Level Rating (MSL) for the package, please see the Intersil <u>ISL94212</u>. For more information on handling and processing moisture sensitive devices, please see Techbrief <u>TB363</u>.

4. For other trim options, please contact Marketing.


## **Pin Configuration**



## **Pin Descriptions**

| SYMBOL   | PIN NUMBER  | DESCRIPTION  |
|--|---|--|
| VC0, VC1, VC2, VC3, VC4,<br>VC5, VC6, VC7, VC8, VC9,<br>VC10, VC11, VC12 | 20, 18, 16,<br>14, 12, 10, 8,<br>6, 4, 2, 64,<br>62, 60 | Battery cell voltage inputs. VCn connects to the positive terminal of CELLn and the negative terminal of CELLn+1. (VC12 connects only to the positive terminal of CELL12 and VCO only connects with the negative terminal of CELL1.)   |
| CB1, CB2, CB3, CB4, CB5,<br>CB6, CB7, CB8, CB9, CB10,<br>CB11, CB12      | 19, 17, 15,<br>13, 11, 9, 7,<br>5, 3, 1, 63, 61         | Cell Balancing FET control outputs. Each output controls an external FET which provides a current path<br>around the cell for balancing.   |
| VBAT   | 58, 59  | Main IC Supply pins. Connect to the most positive terminal in the battery string.  |
| VSS  | 21, 22  | Ground. These pins connect to the most negative terminal in the battery string.  |
| ExT1, ExT2, ExT3, ExT4   | 24, 26, 28,<br>30                                       | External temperature monitor or general purpose inputs. The temperature inputs are intended for use with external resistor networks using NTC type thermistor sense elements but may also be used as general purpose analog inputs at the user's discretion. OV to 2.5V input range. |
| TEMPREG  | 29  | Temperature monitor voltage regulator output. This is a switched 2.5V output, which supplies a reference voltage to external NTC thermistor circuits to provide ratiometric ADC inputs for temperature measurement.  |
| VDDEXT   | 32  | External V3P3 supply input/output. Connected to the V3P3 pin via a switch, this pin may be used to power external circuits from the V3P3 supply. The switch is open when the ISL94212 is placed in <b>Sleep mode</b> .   |
| REF  | 33  | 2.5V voltage reference decoupling pin. Connect a 2.0µF to 2.5µF X7R capacitor to VSS. Do not connect any additional external load to this pin.   |
| VCC  | 34  | Analog supply voltage input. Connect to V3P3 via a $33\Omega$ resistor. Connect a $1\mu$ F capacitor to ground.  |
| V2P5   | 35  | Internal 2.5V digital supply decoupling pin. Connect a 1µF capacitor to DGND.  |
| V3P3   | 36  | 3.3V digital supply voltage input. Connect the emitter of the external NPN regulator transistor to this pin. Connect a $1\mu F$ capacitor to DGND.   |
| Base   | 38  | Regulator control pin. Connect the external NPN transistor's base. Do not let this pin float,  |
| DNC  | 37, 39, 48  | Do not connect. Leave pins floating.   |
| Comms Select 1   | 41  | Communications port 1 mode select pin. Connect via a $1k\Omega$ resistor to V3P3 for Daisy Chain communications on port 1 or to DGND for SPI operation on port 1.  |
| Comms Select 2   | 40  | Communications port 2 mode select pin. Connect via a 1k $\Omega$ resistor to V3P3 to enable port 2 or to DGND to disable this port.  |
| Comms Rate 0,<br>Comms Rate 1  | 43, 42  | Daisy Chain communications data rate setting. Connect via a $1k\Omega$ resistor to DGND ('0') or to V3P3 ('1') to select between various communication data rates.   |
| DGND   | 44  | Digital Ground.  |
| Fault  | 45  | Logic fault output. Asserted low if a fault condition exists.  |
| Data Ready   | 46  | SPI data ready. Asserted low when the device is ready to transmit data to the host microcontroller.  |
| EN   | 47  | Enable input. Tie to V3P3 to enable the part. Tie to DGND to disable (all IC functions are turned off).  |
| DOUT/NC  | 49  | Serial Data Output (SPI) or<br>NC (Daisy Chain). OV to 3.3V push-pull output.  |
| DIN/NC   | 50  | Serial Data Input (SPI) or<br>NC (Daisy Chain). OV to 3.3V input.  |
| CS/DLo1  | 52  | Chip-Select, active low 3.3V input (SPI) or<br>Daisy Chain port 1 Lo connection.   |
| SCLK/DHi1  | 53  | Serial-Clock Input (SPI) or<br>Daisy Chain port 1 Hi connection.   |
| DHi2   | 56  | Daisy Chain port 2 Hi connection.  |
| DLo2   | 55  | Daisy Chain port 2 Lo connection.  |
| NC   | 23, 25, 27,<br>31, 51, 54,<br>57                        | No internal connection.  |

## **Block Diagram**



#### **Absolute Maximum Ratings**

| Unless otherwise specified. With respect to VSS.                        |
|---|
| DIN, SCLK, CS, DOUT, Data Ready, Comms Select n.                        |
| ExTn, TEMPREG, REF, V3P3, VCC, Fault,                                   |
| Comms Rate n, Base, EN, VDDEXT0.2V to 4.1V                              |
| V2P5  |
| VBAT  |
| Dhi1, DLo1, DHi2, DLo2  |
| VC00.5V to + 9.0V   |
| VC10.5V to + 18V  |
| VC20.5V to + 18V  |
| VC30.5V to + 27V  |
| VC40.5V to + 27V  |
| VC50.5V to + 36V  |
| VC6   |
| VC70.5V to + 45V  |
| VC80.5V to + 45V  |
| VC90.5V to + 54V  |
| VC10  |
| VC11  |
| VC120.5V to + 63V   |
| VCn (for n = 0 to 12)   |
| CBn (for n = 1 to 12)   |
| CBn (for n = 1 to 9) V(VCn-1) - 0.5V to V(VCn-1) + 9V                   |
| CBn (for n = 10 to 12)V(VCn) - 9V to V(VCn) + 0.5V                      |
| Current into VCn, VBAT, VSS (Latch up Test)±100mA                       |
| ESD Rating  |
| Human Body Model (Tested per JESD22-A114F)2kV                           |
| Machine Model (Tested per JESD22A115-A)                                 |
| Charge Device Model (Tested per JESD22-C101D)                           |
| Latch-up (Tested per JESD-78B; Class 2, Level A) 100mA                  |
| NOTE: DOUT, Data Ready, and Fault are digital outputs and should not be |
| driven from external sources. V2P5, REF, TEMPREG and BASE are analog    |
| outputs and should not be driven from external sources.                 |

#### **Thermal Information**

| Thermal Resistance (Typical)             | $\theta_{JA}$ (C/W) | θ <sub>JC</sub> (C/W) |
|--|---------------------|-----------------------|
| 64 Ld TQFP Package ( <u>Notes 5, 6</u> ) | 42                  | 9                     |
| Max Continuous Package Power Dissipation |                     | 400mW                 |
| Storage Temperature                      |                     | 5°C to +125°C         |
| Max Operating Junction Temperature       |                     | +125°C                |
| Pb-Free Reflow Profile                   |                     | see <u>TB493</u>      |

#### **Recommended Operating Conditions**

| T <sub>A</sub> , Ambient Temperature Range   | 40°C to +85°C              |
|--|----------------------------|
| V <sub>BAT</sub>                             | 6V to 60V                  |
| VBAT (Daisy Chain Operation)                 | 10V to 60V                 |
| VCn (for n = 1 to 12)                        | .V(VCn-1) to V(VCn-1) + 5V |
| VC0  | 0.1V to 0.1V               |
| CBn (for n = 1 to 9)                         | .V(VCn-1) to V(VCn-1) + 9V |
| CBn (for n = 10 to 12)                       | V(VCn) - 9V to V(VCn)      |
| DIN, SCLK, CS, DOUT, Data Ready, Comms Selec | ct 1,                      |
| Comms Select 2, TEMPREG,                     |                            |
| REF, V3P3, VCC, Fault, Comms Rate 0, Comm    | is Rate 1,                 |
| EN, VDDEXT                                   | 0V to 3.6V                 |
| ExT1,ExT2,ExT3,Ext4                          | 0V to 2.5V                 |

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

#### NOTES:

- 5.  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.
- 6. For  $\theta_{\text{JC}},$  the "case temp" location is taken at the package top center.

**Electrical Specifications**  $V_{BAT} = 6$  to 60V,  $T_A = -40$  °C to +85 °C, unless otherwise specified. Boldface limits apply across the operating temperature range, -40 °C to +85 °C.

| PARAMETER                     | SYMBOL              | TEST CONDITIONS   | MIN<br>( <u>Note 7</u> ) | TYP | MAX<br>( <u>Note 7</u> ) | UNITS |
|-------------------------------|---------------------|---|--------------------------|-----|--------------------------|-------|
| Power-up Condition Threshold  | V <sub>POR</sub>    | V <sub>BAT</sub> voltage (rising)   | 4.8                      | 5.1 | 5.6                      | v     |
| Power-up Condition Hysteresis | V <sub>PORhys</sub> |   |                          | 400 |                          | mV    |
| Initial Power-up Delay        | t <sub>POR</sub>    | Time after VPOR condition<br>V <sub>REF</sub> from 0V to 0.95 x V <sub>REF</sub> (nom) (EN tied to V3P3)<br>Device can now communicate        |                          |     | 27.125                   | ms    |
| Enable Pin Power-up Delay     | t <sub>PUD</sub>    | Delay after EN = 1 to<br>V <sub>REF</sub> from 0V to 0.95 x V <sub>REF</sub> (nom)<br>(V <sub>BAT</sub> = 39.6V) - Device can now communicate |                          |     | 27.125                   | ms    |

| PARAMETER  | SYMBOL                 | TEST CONDITIONS  |       | MIN<br>( <u>Note 7</u> ) | ТҮР  | MAX<br>( <u>Note 7</u> ) | UNITS |
|--|------------------------|--|-------|--------------------------|------|--------------------------|-------|
| V <sub>BAT</sub> Supply Current                          | I <sub>VBAT</sub>      | Non-daisy chain configuration. Device<br>enabled. No communications, ADC,<br>measurement, balancing or open wire<br>detection activity.            | 6V    | 10                       | 35   | 75                       | μA    |
|  |                        |  | 39.6V | 10                       | 64   | 220                      | μA    |
|  |                        |  | 60V   | 10                       | 90   | 230                      | μA    |
|  | IVBATMASTER            | Daisy chain configuration – master device.<br>Enabled. No communications, ADC,<br>measurement, balancing or open wire<br>detection activity.       | 6V    | 400                      | 530  | 660                      | μA    |
|  |                        |  | 39.6V | 500                      | 680  | 900                      | μA    |
|  |                        |  | 60V   | 550                      | 750  | 1000                     | μA    |
|  |                        | Peak current when daisy chain transmitting   |       |                          | 18   |                          | mA    |
|  | Ivbatmid               | Daisy chain configuration – mid stack device.<br>Enabled. No communications, ADC,<br>measurement, balancing or open wire                           | 6V    | 700                      | 1020 | 1300                     | μΑ    |
|  |                        | detection activity.  | 39.6V | 900                      | 1250 | 1600                     | μA    |
|  |                        |  | 60V   | 1000                     | 1400 | 1700                     | μA    |
|  |                        | Peak current when daisy chain transmitting   |       |                          | 18   |                          | mA    |
|  | IVBATTOP               | Daisy chain configuration – top device.<br>Enabled. No communications, ADC,<br>measurement, balancing or open wire                                 | 6V    | 400                      | 530  | 660                      | μΑ    |
|  |                        | detection activity.  | 39.6V | 500                      | 680  | 900                      | μA    |
|  |                        |  | 60V   | 550                      | 750  | 1000                     | μA    |
|  |                        | Peak current when daisy chain transmitting   |       |                          | 18   |                          | mA    |
|  | IVBATSLEEP1            | Sleep mode<br>(EN = 1, daisy chain configuration).   |       | 10                       | 19   | 36                       | μΑ    |
|  | IVBATSLEEP2            | Sleep mode<br>(EN = 1, standalone, non-daisy chain)  |       | 5                        | 9    | 18                       | μA    |
|  | IVBATSHDN              | Shutdown. device "off" (EN = 0)<br>(daisy chain and non-daisy chain configuratior  | ns)   | 5                        | 7    | 18                       | μA    |
| V <sub>BAT</sub> Supply Current Tracking.<br>Sleep Mode. | IVBATASLEEP            | EN = 1, daisy chain sleep mode configuration.<br>$V_{BAT}$ current difference between any two devic<br>operating at the same temperature and suppl | ces   | 0                        |      | 10.5                     | μΑ    |
| V <sub>BAT</sub> Incremental Supply Current<br>Balancing | , I <sub>VBATBAL</sub> | All balancing circuits on. Incremental current:<br>Add to non-balancing V <sub>BAT</sub> current.<br>V <sub>BAT</sub> = 39.6V                      |       | 200                      | 300  | 400                      | μΑ    |
| V3P3 Regulator Voltage (Normal)                          | V <sub>3P3N</sub>      | EN = 1, load current range 0 to 5 mA.<br>V <sub>BAT</sub> = 39.6V  |       | 3.2                      | 3.35 | 3.5                      | v     |
| V3P3 Regulator Voltage (Sleep)                           | V <sub>3P3S</sub>      | EN = 1, load current range. No load. (SLEEP).<br>V <sub>BAT</sub> = 39.6V  |       | 2.4                      | 2.7  | 3.05                     | v     |
| V3P3 Regulator Control Current                           | I <sub>Base</sub>      | Current sourced from base output.<br>V <sub>BAT</sub> = 6V   |       | 1                        | 1.5  |                          | mA    |
| V3P3 Supply Current                                      | I <sub>V3P3</sub>      | Device enabled<br>No measurement activity, normal mode   |       | 0.8                      | 1    | 1.3                      | mA    |
| V <sub>RFF</sub> Reference Voltage                       | V <sub>REF</sub>       | EN = 1, no load, normal mode   |       |                          | 2.5  |                          | v     |

8

| PARAMETER  | SYMBOL  | TEST CONDITIONS   | MIN<br>( <u>Note 7</u> ) | TYP   | MAX<br>( <u>Note 7</u> ) | UNITS |
|--|---|---|--------------------------|-------|--------------------------|-------|
| VDDEXT Switch Resistance   | R <sub>VDDEXT</sub>   | Switch ON-resistance, V <sub>BAT</sub> = 39.6V  | 5                        | 12    | 22                       | Ω     |
| VCC Supply Current   | Ivcc  | Device enabled (EN = 1). Standalone or daisy configuration. No ADC or daisy chain communications active.  | 2.0                      | 3.25  | 5.0                      | mA    |
|  | IvccAcTIVE1       Device enabled (EN = 1). Standalone or daisy configuration. Average current during 16ms scan continuous operation. VBAT = 39.6V       6.0 |   | mA                       |       |                          |       |
|  | IVCCSLEEP   | Device enabled (EN = 1). Sleep mode. V <sub>BAT</sub> = 39.6V   |                          | 2.4   |                          | μA    |
|  | IVCCSHDN  | Device disabled (EN = 0). Shutdown mode.  | 0                        | 1.2   | 9.0                      | μA    |
| MEASUREMENT SPECIFICATIONS   |   |   |                          |       |                          |       |
| Cell Voltage Input Measurement<br>Range                                  | V <sub>CELL</sub>   | VC(N) - VC(N-1). For design reference.  | 0                        |       | 5                        | v     |
| Cell Monitor Voltage Resolution  | V <sub>CELLRES</sub>  | [VC(N)-VC(N-1)] LSB step size (13-bit signed number), 5V full scale value   |                          | 0.61  |                          | mV    |
| ISL94212 Cell Monitor Voltage<br>Error (Absolute)                        | ∆V <sub>CELLA</sub>   | Absolute cell measurement error<br>(Cell measurement error compared with applied<br>voltage with 1k series resistor.)   |                          |       |                          |       |
|  |   | Temperature = 0°C to +50°C, V <sub>CELL</sub> = 2.6V to 4.0V  | -10                      |       | 10                       | mV    |
|  |   | Temperature = +50 °C to +85 °C, V <sub>CELL</sub> = 2.0V to 4.3V  | -25                      |       | 25                       | mV    |
| ISL94212 Cell Monitor Voltage<br>Error (Relative)                        | ∆V <sub>CELLB</sub>   | Temperature = -40 °C to 0 °C, V <sub>CELL</sub> = 2.0V to 4.3V<br>Relative cell measurement error<br>(Max absolute cell measurement error<br>Min absolute cell measurement error) | -35                      |       | 35                       | mV    |
|  |   | Temperature = 0°C to +50°C  | 0                        |       | 7.5                      | mV    |
|  |   | Temperature = -40°C to 0°C  | 0                        |       | 7.5                      | mV    |
|  |   | Temperature = +50°C to +85°C  | 0                        |       | 20                       | mV    |
| Cell Input Current.  | IVCELL  | VCO input   | -2.0                     | -1    | -0.5                     | μA    |
| Note: Cell accuracy figures assume                                       |   | VC1, VC2, VC3 inputs  | -3.0                     | -2    | -0.9                     | μA    |
| a fixed $1k\Omega$ resistor is placed in series with each VCn pin (n = 0 |   | VC4 input   | -0.8                     | 0     | 0.9                      | μA    |
| to 12)   |   | VC5, VC6, VC7, VC8, VC9, VC10, VC11 inputs  | 0.5                      | 2     | 3.2                      | μA    |
|  |   | VC12 input  | 0.4                      | 1     | 2.0                      | μA    |
| V <sub>BAT</sub> Monitor Voltage Resolution                              | VBAT <sub>RES</sub>   | ADC resolution referred to input (V <sub>BAT</sub> ) level. 14b<br>unsigned number. Full scale value = 79.67V.  |                          | 4.863 |                          | mV    |
| V <sub>BAT</sub> Monitor Voltage Error                                   | $\Delta V_{BAT}$  | Temperature = 0°C to +50°C,<br>Measured at V <sub>BAT</sub> = 31.2V to 43.2V  | -180                     |       | 180                      | mV    |
|  |   | Temperature = 0°C to +50°C,<br>Measured at V <sub>BAT</sub> = 24V to 48V  | -230                     |       | 230                      | mV    |
|  |   | Temperature = 0°C to +50°C,<br>Measured at V <sub>BAT</sub> = 6V to 59.4V   | -390                     |       | 390                      | mV    |
|  |   | Temperature = -40 °C to +85 °C,<br>Measured at V <sub>BAT</sub> = 31.2V to 39.6V  | -320                     |       | 320                      | mV    |
|  |   | Temperature = -40 °C to +85 °C,<br>Measured at $V_{BAT}$ = 6V to 48V  | -440                     |       | 440                      | mV    |
|  |   | Temperature = -40 °C to +85 °C,<br>Measured at V <sub>BAT</sub> = 6V to 59.4V   | -650                     |       | 650                      | mV    |

| PARAMETER                                    | SYMBOL               | TEST CONDITIONS  | MIN<br>( <u>Note 7</u> ) | TYP  | MAX<br>( <u>Note 7</u> ) | UNITS   |
|--|----------------------|--|--------------------------|------|--------------------------|---------|
| External Temperature Monitoring<br>Regulator | V <sub>TEMP</sub>    | Voltage on TEMPREG output. (0 to 2mA load)   | 2.475                    | 2.5  | 2.525                    | v       |
| External Temperature Output<br>Impedance     | R <sub>TEMP</sub>    | Output impedance at TEMPREG pin.   | 0                        | 0.1  | 0.2                      | Ω       |
| External Temperature Input Range             | V <sub>EXT</sub>     | ExTn input voltage range. For design reference.  | 0                        |      | 2344                     | mV      |
| External Temperature Input Pull-up           | R <sub>EXTTEMP</sub> | Pull-up resistor to V <sub>TEMPREG</sub> applied to each input during measurement  |                          | 10   |                          | MΩ      |
| External Temperature Input Offset            | V <sub>EXTOFF</sub>  | V <sub>BAT</sub> = 39.6V   | -12                      |      | 12                       | mV      |
| External Temperature Input INL               | V <sub>EXTINL</sub>  |  | -0.65                    |      | 0.65                     | mV      |
| External Temperature Input Gain<br>Error     | V <sub>EXTG</sub>    |  | -8                       |      | 18.5                     | mV      |
| Internal Temperature Monitor Error           | VINTMON              |  |                          | ±10  |                          | °C      |
| Internal Temperature Monitor<br>Resolution   | T <sub>INTRES</sub>  | Output resolution (LSB/ °C). 14b number.   |                          | 31.9 |                          | LSB/°C  |
| Internal Temperature Monitor<br>Output       | T <sub>INT25</sub>   | Output count at +25°C  |                          | 9180 |                          | Decimal |
| OVER-TEMPERATURE PROTECTION                  | SPECIFICATIO         | DNS  |                          |      |                          |         |
| Internal Temperature Limit<br>Threshold      | T <sub>INTSD</sub>   | Balance stops and auto scan stops.<br>Temperature rising or falling.   |                          | 150  |                          | °C      |
| External Temperature Limit<br>Threshold      | т <sub>хт</sub>      | Corresponding to OV (min) and V <sub>TEMPREG</sub> (max)<br>External temperature input voltages higher than 15/16<br>V <sub>TEMPREG</sub> are registered as open input faults. | 0                        |      | 16383                    | Decimal |
| FAULT DETECTION SYSTEM SPECIFI               | CATIONS              |  |                          |      |                          |         |
| Undervoltage Threshold                       | V <sub>UV</sub>      | Programmable.<br>Corresponding to OV (min) and 5V (max)  | 0                        |      | 8191                     | Decimal |
| Overvoltage Threshold                        | v <sub>ov</sub>      | Programmable.<br>Corresponding to OV (min) and 5V (max)  | 0                        |      | 8191                     | Decimal |
| V3P3 Power-good Window                       | V <sub>3PH</sub>     | 3.3V Power-good window high threshold.<br>V <sub>BAT</sub> = 39.6V   | 3.7                      | 3.90 | 4.05                     | v       |
|  | V <sub>3PL</sub>     | 3.3V Power-good window low threshold.<br>V <sub>BAT</sub> = 39.6V  | 2.5                      | 2.65 | 2.8                      | v       |
| V2P5 Power-good Window                       | V <sub>2PH</sub>     | 2.5V Power-good window high threshold.<br>V <sub>BAT</sub> = 39.6V   | 2.55                     | 2.7  | 2.9                      | v       |
|  | V <sub>2PL</sub>     | 2.5V Power-good window low threshold.<br>V <sub>BAT</sub> = 39.6V  | 1.90                     | 2.0  | 2.15                     | v       |
| VCC Power-good Window                        | V <sub>VCCH</sub>    | VCC Power-good window high threshold.<br>V <sub>BAT</sub> = 39.6V  | 3.6                      | 3.75 | 4.0                      | v       |
|  | V <sub>VCCL</sub>    | VCC Power-good window low threshold.<br>V <sub>BAT</sub> = 39.6V   | 2.55                     | 2.7  | 2.85                     | v       |
| V <sub>REF</sub> Power-good Window           | V <sub>RPH</sub>     | V <sub>REF</sub> Power-good window high threshold.<br>V <sub>BAT</sub> = 39.6V   | 2.525                    | 2.7  | 2.9                      | v       |
|  | V <sub>RPL</sub>     | V <sub>REF</sub> Power-good window low threshold.<br>V <sub>BAT</sub> = 39.6V  | 2.0                      | 2.30 | 2.50                     | v       |

| PARAMETER  |                       |   | MIN<br>( <u>Note 7</u> ) | ТҮР  | MAX<br>( <u>Note 7</u> ) | UNITS |
|--|-----------------------|---|--------------------------|------|--------------------------|-------|
| V <sub>REF</sub> Reference Accuracy Error          | V <sub>RACC</sub>     | V <sub>REF</sub> value calculated using stored coefficients.<br>V <sub>BAT</sub> = 39.6V, V <sub>REF</sub> typical = 2.5V<br>( <u>See "Voltage Reference Check Calculation" on</u><br><u>page 86.</u> )<br>Temperature = 0°C to +50°C | -15                      |      | 15                       | mV    |
|  |                       | Temperature = -40 °C to 0 °C  | -40                      |      | 40                       | mV    |
|  |                       | Temperature = +50 °C to +85 °C  | -22                      |      | 22                       | mV    |
| Voltage Reference Check Timeout                    | <sup>t</sup> vref     | Time to check voltage reference value from power-on, enable or wake up  |                          | 20   |                          | ms    |
| Oscillator Check Timeout                           | tosc                  | Time to check main oscillator frequency from power-on, enable or wake up  |                          |      |                          | ms    |
| Oscillator Check Filter Time                       | toscf                 | Minimum duration of fault required for detection  |                          | 100  |                          | ms    |
| CELL OPEN WIRE DETECTION                           |                       |   |                          |      |                          |       |
| (See sections <u>"Scan Wires" on page</u>          | ge 22, <u>"ISCN</u> , | PIN37, PIN39" on page 30, and "Open Wire Test" on page 30, and  | nge 45.)                 |      | 1                        |       |
| Open Wire Current                                  | low                   | ISCN bit = 0; V <sub>BAT</sub> = 39.6V  | 0.125                    | 0.15 | 0.175                    | mA    |
|  |                       | ISCN bit = 1; V <sub>BAT</sub> = 39.6V  | 0.85                     | 1.0  | 1.15                     | mA    |
| Open Wire Detection Time                           | tow                   | Open wire current source "on" time  |                          | 4.6  |                          | ms    |
| Open VCO Detection Threshold                       | V <sub>VCO</sub>      | CELL1 negative terminal (with respect to VSS) 1.2<br>V <sub>BAT</sub> = 39.6V   |                          | 1.5  | 1.8                      | v     |
| Open VC1 Detection Threshold                       | V <sub>VC1</sub>      | CELL1 positive terminal (with respect to VSS) 0.6 V <sub>BAT</sub> = 39.6V  |                          | 0.7  | 0.8                      | v     |
| Primary Detection Threshold, VC2 to VC12           | V <sub>VC2_12P</sub>  | V(VC(n - 1)) - V(VCn), n = 2 to 12 -2 V <sub>BAT</sub> = 39.6V  |                          | -1.5 | 0                        | v     |
| Secondary Detection Threshold, VC2 to VC12         | V <sub>VC2_12S</sub>  | Via ADC. VC2 to VC12 only -100 VBAT = 39.6V   |                          | -30  | 50                       | mV    |
| Open V <sub>BAT</sub> Fault Detection<br>Threshold | V <sub>VBO</sub>      | VC12 - V <sub>BAT</sub>   | VC12 - V <sub>BAT</sub>  |      |                          | mV    |
| Open VSS Fault Detection<br>Threshold              | V <sub>VSSO</sub>     | VSS - VCO   |                          | 250  |                          | mV    |
| MEASUREMENT FUNCTION TIMING                        | ( <u>Note 8</u> )     |   |                          |      |                          |       |
| Cell Sample Time Start                             |                       | Time to sample the first cell (CELL12) following $\overline{\text{CS}}$ going High. Scan voltages command   |                          | 65   | 71.5                     | μs    |
| Cell Sample Time Duration                          |                       | Time to scan all 12 cells<br>(sample of CELL12 to sample of CELL1) scan voltages<br>command.  |                          | 233  | 257                      | μs    |
| Scan Voltages Processing Time                      |                       | Time from start of scan to registers loaded to<br>DATA READY going low  |                          | 770  | 847                      | μs    |
| Scan Temperatures Processing<br>Time               |                       | Time from start of scan to registers loaded to     20       DATA READY going low     20   |                          | 2690 | 2959                     | μs    |
| Scan Mixed Processing Time                         |                       | Time from start of scan to registers loaded to     830       DATA READY going low     830   |                          | 913  | μs                       |       |
| Scan Wires Processing Time                         |                       | Time from start of scan to registers loaded to     59.4       DATA READY going low     59.4   |                          | 65.3 | ms                       |       |
| Scan All Processing Time                           |                       | Time from start of scan to registers loaded to DATA READY going low   |                          | 63.2 | 69.5                     | ms    |

| PARAMETER   | SYMBOL            | TEST CONDITIONS   | MIN<br>( <u>Note 7</u> ) | TYP  | MAX<br>( <u>Note 7</u> ) | UNITS |
|---|-------------------|---|--------------------------|------|--------------------------|-------|
| Measure Cell Voltage Processing<br>Time               |                   | Time from start of measurement to register(s) loaded to DATA READY going low  |                          | 180  | 198                      | μs    |
| Measure V <sub>BAT</sub> Voltage Processing<br>Time   |                   | Time from start of measurement to register(s) loaded to DATA READY going low  |                          | 130  | 143                      | μs    |
| Measure Internal Temperature<br>Processing Time       |                   | Time from start of measurement to register(s) loaded to DATA READY going low  |                          | 110  | 121                      | μs    |
| Measure External Temperature<br>Input Processing Time |                   | Time from start of measurement to register(s) loaded to DATA READY going low  |                          | 2520 | 2772                     | μs    |
| Measure Secondary Voltage<br>Reference Time           |                   | Time from start of measurement to register(s) loaded to DATA READY going low  |                          | 2520 | 2772                     | μs    |
| CELL BALANCE OUTPUT SPECIFICA                         | TIONS             |   | ¥                        |      | -                        |       |
| Cell Balance Pin Output<br>Impedance                  | R <sub>CBL</sub>  | CBn output off impedance<br>between CB(n) to VC(n-1): cells 1 to 9 and<br>between CB(n) to VC(n): cells 10 to 12.   | 3                        | 4    | 5                        | ΜΩ    |
| Cell Balance Output Current                           | ICBH1             | CBn output on. (CB1-CB9); V <sub>BAT</sub> = 39.6V;<br>device sinking current.  | -28                      | -25  | -21                      | μA    |
|   | I <sub>CBH2</sub> | CBn output on. (CB10-CB12); V <sub>BAT</sub> = 39.6V;<br>device sourcing current.   | 21                       | 25   | 28                       | μA    |
| Cell Balance Output Leakage in<br>Shutdown            | ICBSD             | EN = GND. V <sub>BAT</sub> = 39.6V500 10  |                          | 10   | 700                      | nA    |
| External Cell Balance FET Gate<br>Voltage             | VGS               | $\begin{tabular}{ c c c c c } \hline CBn Output on; & 7.05 & 8.0 \\ \hline External 320k\Omega between VCn and CBn (n = 10 to 12) \\ \hline and between CBn and VCn-1 (n = 1 to 9) & \\ \hline \end{tabular}$ |                          | 8.0  | 8.95                     | v     |
| Internal Cell Balance Output<br>Clamp                 | VCBCL             | I <sub>CB</sub> = 100μΑ.  | 8.9                      |      |                          | v     |
| LOGIC INPUTS: SCLK, CS, DIN                           | L                 |   | ł                        |      |                          |       |
| Low Level Input Voltage                               | VIL               |   |                          |      | 0.8                      | v     |
| High Level Input Voltage                              | VIH               | 1.75  |                          |      | v                        |       |
| Input Hysteresis                                      | VHYS              |   | 100                      |      |                          | mV    |
| Input Current   | IIN               | 0V < V <sub>IN</sub> < V3P3   | -1                       |      | +1                       | μA    |
| Input Capacitance                                     | CIN               |   |                          |      | 10                       | pF    |
| LOGIC INPUTS: EN, COMMS SELECT                        | Г1, COMMS S       | ELECT2, COMMS RATE 0, COMMS RATE 1  | ¥                        |      | -                        |       |
| Low Level Input Voltage                               | VIL               |   |                          |      | 0.3*V3P3                 | v     |
| High Level Input Voltage                              | VIH               |   | 0.7*V3P3                 |      |                          | v     |
| Input Hysteresis                                      | VHYS              | 0.05*V3P3   |                          |      | v                        |       |
| Input Current   | IIN               | 0V < V <sub>IN</sub> < V3P3   | -1                       |      | +1                       | μA    |
| Input Capacitance                                     | CIN               |   |                          |      | 10                       | pF    |
| LOGIC OUTPUTS: DOUT, FAULT, DAT                       | A READY           |   | ¥                        |      | -                        |       |
| Low Level Output Voltage                              | VOL1              | At 3mA sink current   | 0                        |      | 0.4                      | v     |
|   | VOL2              | At 6mA sink current   | 0                        |      | 0.6                      | v     |
| High Level Output Voltage                             | VOH1              | At 3mA source current   | V3P3 - 0.4V              |      | V3P3                     | v     |
|   | VOH2              | At 6mA source current   | V3P3 - 0.6V              |      | V3P3                     | v     |

| PARAMETER                                 | SYMBOL                        | TEST CONDITIONS   | MIN<br>( <u>Note 7</u> ) | TYP                 | MAX<br>( <u>Note 7</u> ) | UNITS |
|---|-------------------------------|---|--------------------------|---------------------|--------------------------|-------|
| SPI INTERFACE TIMING (See Figures         | <mark>2</mark> and <u>3</u> ) | 11  |                          |                     |                          |       |
| SCLK Clock Frequency                      | <sup>f</sup> sclk             |   |                          |                     | 2                        | MHz   |
| Pulse Width of Input Spikes<br>Suppressed | t <sub>IN1</sub>              |   | 50                       |                     | 200                      | ns    |
| Enable Lead Time                          | t <sub>LEAD</sub>             | Chip select low to ready to receive clock data  | 200                      |                     |                          | ns    |
| Clock High Time                           | thigh                         |   | 200                      |                     |                          | ns    |
| Clock Low Time                            | t <sub>LOW</sub>              |   | 200                      |                     |                          | ns    |
| Enable Lag Time                           | t <sub>LAG</sub>              | Last data read clock edge to chip select high.  | 250                      |                     |                          | ns    |
| CHIP SELECT High Time                     | tcs:wait                      | Minimum high time for $\overline{\text{CS}}$ between bytes.   | 200                      |                     |                          | ns    |
| Slave Access Time                         | t <sub>A</sub>                | Chip select low to DOUT active.   |                          |                     | 200                      | ns    |
| Data Valid Time                           | t <sub>V</sub>                | Clock low to DOUT valid.  |                          |                     | 350                      | ns    |
| Data Output Hold Time                     | t <sub>но</sub>               | Data hold time after falling edge of SCLK.  | 0                        |                     |                          | ns    |
| DOUT Disable Time                         | t <sub>DIS</sub>              | DOUT disabled following rising edge of $\overline{CS}$ .  |                          |                     | 240                      | ns    |
| Data Setup Time                           | t <sub>SU</sub>               | Data input valid prior to rising edge of SCLK.  | 100                      |                     |                          | ns    |
| Data Input Hold Time                      | t <sub>HI</sub>               | Data input to remain valid following rising edge of SCLK.   | 80                       |                     |                          | ns    |
| Data Ready Start Delay Time               | t <sub>DR:ST</sub>            | Chip select high to Data Ready low.   | 100                      |                     |                          | ns    |
| Data Ready Stop Delay Time                | t <sub>DR:SP</sub>            | Chip select high to Data Ready high.  |                          |                     | 750                      | ns    |
| Data Ready High Time                      | t <sub>dr:wait</sub>          | Time between bytes.   | 0.6                      |                     |                          | μs    |
| SPI Communications Timeout                | <sup>t</sup> spi:to           | Time the CS remains high before SPI communications time out - requiring the start of a new command. |                          | 100                 |                          | μs    |
| DOUT Rise Time                            | t <sub>R</sub>                | Up to 50pF load.  |                          |                     | 30                       | ns    |
| DOUT Fall Time                            | t <sub>F</sub>                | Up to 50pF load.  |                          |                     | 30                       | ns    |
| DAISY CHAIN COMMUNICATIONS IN             | ITERFACE: DH                  | li1, DLo1, DHi2, DLo2   |                          |                     |                          |       |
| Daisy Chain Clock Frequency               |                               | Comms Rate (0, 1) = 11  | 450                      | 500                 | 550                      | kHz   |
|   |                               | Comms Rate (0, 1) = 10  | 225                      | 250                 | 275                      | kHz   |
|   |                               | Comms Rate (0, 1) = 01  | 112.5                    | 125                 | 137.5                    | kHz   |
|   |                               | Comms Rate (0, 1) = 00  | 56.25                    | 62.5                | 68.75                    | kHz   |
| Common Mode Reference Voltage             |                               |   |                          | V <sub>BAT</sub> /2 |                          | v     |

NOTES:

7. Compliance to datasheet limits is assured by one or more methods: production test, characterization and/or design.

8. Scan and Measurement start times are synchronized by the receiver to the falling edge of the 24<sup>th</sup> clock pulse (Daisy Chain systems) or to the falling edge of the 16<sup>th</sup> clock pulse (non-daisy chain, single device systems) of the Scan or Measure command. Clock pulses are at the SCLK pin for master and standalone devices, and at the DHi/DLo1 pins for middle and top daisy chain devices. Max values are based on characterization of the internal clock and are not 100% tested.

9. Biasing setup as in Figure 57 on page 82 or equivalent.

#### **Timing Diagrams**





FIGURE 3. SPI HALF DUPLEX (3-WIRE) INTERFACE TIMING



#### **Typical Performance Curves**






FIGURE 5. CELL VOLTAGE READING ERROR FROM -40°C TO +85°C




FIGURE 6. PACK VOLTAGE READING ERROR FROM 0°C TO +50°C




FIGURE 8. IC TEMPERATURE ERROR vs PACK VOLTAGE









FIGURE 7. PACK VOLTAGE READING ERROR FROM -40°C TO +85°C





















FIGURE 12. BALANCE CURRENT vs PACK VOLTAGE











FIGURE 13. BALANCE CURRENT vs TEMPERATURE












FIGURE 17. OPEN WIRE TEST CURRENT vs PACK VOLTAGE (1mA SETTING)




FIGURE 18. 4MHz OSCILLATOR ERROR vs VCC




FIGURE 20. 32kHz OSCILLATOR ERROR vs TEMPERATURE




FIGURE 19. 4MHz OSCILLATOR ERROR vs TEMPERATURE




FIGURE 21. 32kHz OSCILLATOR ERROR vs VCC




FIGURE 22A. PACK VOLTAGE SLEEP CURRENT vs TEMPERATURE AT 6V, 39.6V, 60V (STANDALONE MODE)




FIGURE 22B. PACK VOLTAGE SLEEP CURRENT vs TEMPERATURE AT 6V, 39.6V, 60V (DAISY CHAIN MODE)





FIGURE 22C. PACK VOLTAGE SLEEP CURRENT vs TEMPERATURE AT 6V, 39.6V, 60V (DAISY CHAIN MODE)











FIGURE 22D. PACK VOLTAGE SLEEP CURRENT vs TEMPERATURE AT 6V, 39.6V, 60V (DAISY CHAIN MODE)












FIGURE 24A. PACK VOLTAGE SHUTDOWN CURRENT vs TEMPERATURE (EN = 0) AT 6V, 39.6V, 60V




FIGURE 24C. V<sub>BAT</sub> VOLTAGE SHUTDOWN CURRENT vs TEMPERATURE (EN = 0) AT 6V, 39.6V, 60V




FIGURE 23D. PACK VOLTAGE SUPPLY CURRENT vs TEMPERATURE AT 6V, 39.6V, 60V (DAISY CHAIN MASTER)






FIGURE 24B. V<sub>BAT</sub> SHUTDOWN CURRENT vs TEMPERATURE (EN = 0) AT 6V, 39.6V, 60V








FIGURE 25. VCC SUPPLY CURRENT vs TEMPERATURE AT 6V, 39.6V, 60V




FIGURE 26. V3P3 SUPPLY CURRENT vs TEMPERATURE




FIGURE 27. CELL INPUT CURRENT vs TEMPERATURE




FIGURE 28. CELL INPUT CURRENT vs PACK VOLTAGE (+25°C)

## **Device Description and Operation**

The ISL94212 is a Li-ion battery manager IC that supervises up to 12 series connected cells. Up to 14 ISL94212 devices can be connected in series to support systems with up to 168 cells. The ISL94212 provides accurate monitoring, cell balance control, and diagnostic functions. The ISL94212 includes a voltage reference, 14 bit A/D converter and registers for control and data. An external microcontroller communicates to the ISL94212 through an SPI interface. Series connected ISL94212 devices communicate to each other via a proprietary daisy chain communications interface.

The ISL94212 devices handle daisy chain communications differently depending on their position within the daisy chain. The ISL94212 at one end of the daisy chain acts as a master device for communication purposes. The master device, also called the bottom device, occupies the first position in the daisy chain and communicates to a host microcontroller using an SPI interface. A single daisy chain port then connects the master device to the next device in the daisy chain.

The device at the other end of the daisy chain from the master is the top device. The top device has a single daisy chain port connection to the device below. Devices other than the master and top devices are middle devices. Middle devices have two daisy chain port connections. The up port connects to the device above while the down port connects to the device below. The master ISL94212 device is device number 1. The top device is device number n, where n equals the total number of ISL94212 devices in the daisy chain. The middle devices are numbered 2 to (n-1) with device number 2 being connected to the master device. If n = 2, then there is a master device and a top device, with no middle device.

When multiple ISL94212 devices are connected to a series of cells, their power supply domains are normally non-overlapping. The lower (VSS) supply of each ISL94212 nominally connects to the same potential as the upper ( $V_{BAT}$ ) supply of the ISL94212 device below.

The ISL94212 provides two multiple parameter measurement "scanning" modes in addition to single parameter direct measurement capability. These scanning modes provide pseudo simultaneous measurement of all cell voltages in the stack. In daisy chain applications all measurement data is sent with the corresponding device stack address (the position within the daisy chain), parameter identifier, and data address. In stand alone applications (non-daisy chain) data is sent without additional address information. This maximizes the throughput for full duplex SPI operation. Daisy chain communication throughput is maximized by allowing streamed data (accessed by a "read all data" address).

The addressed device, the top device and the bottom device act as masters for the purposes of communications timing. All other devices are repeaters, passing data up or down the chain.

The only filtering applied to the ADC measurements is that resulting from external protection circuits and the limited bandwidth of the measurement path. No additional filtering is performed within the part. This arrangement is typically needed to maintain timing integrity between the cell voltage and pack current measurements. The ISL94212 does not measure current. The system performs this separately using other measurement systems. However, the ISL94212 does apply filtering to the fault detection systems.

#### **Power Modes**

The ISL94212 has three main power modes: **Normal mode**, **Sleep mode** and **Shutdown mode** ("off").

**Sleep mode** is entered in response to a *Sleep* command or after a watchdog timeout. Only the communications input circuits, low speed oscillator and internal registers are active in **Sleep mode**, allowing the part to perform timed scan and balancing activity and to wake up in response to communications.

Drive the enable pin low to place the part in **Shutdown mode**. When entering Shutdown mode, the internal bias for most of the IC is powered down except digital core, sleep mode regulators, and digital input buffers. When exiting, the device powers up and does not reload the factory programmed configuration data from EEPROM.

The **Normal mode** consists of an Active state and a Standby state. In the Standby state, all systems are powered and the device is ready and waiting to perform an operation in response to commands from the host microcontroller. In the Active state, the device performs an operation, such as ADC conversion, open wire detection, etc.

#### **Measurement Modes**

The ISL94212 provides three types of measurement modes.

- Scan Once
- Scan Continuous
- Measure

In **Scan Once mode** the part performs the requested scan a single time. In **Scan Continuous mode** the ISL94212 performs repeated scans at intervals controlled by registers settings. **Measure mode** allows a single parameter to be measured.

The ISL94212 ignores a Scan or Measure command, when the device is already in a scan mode or measure mode. But, the command passes through to other devices in the daisy chain. All other communications functions respond normally while the device is scanning or measuring.

### **Measurement Mode Commands**

Measurement modes are activated by commands from an external microcontroller. The ISL94212 uses a memory mapped command structure. Commands are sent to the device using a memory read operation from a specific address. The addresses for the measurement mode commands<sup>1</sup> are shown in <u>Table 1</u>.

There are other commands that perform other actions, but these are discussed in other sections.

 In this document, the terminology for a hex value (e.g., h0000) is modified by a leading value (e.g., 16') which defines the number of bits. For the measurement mode command address, a value of 6'h02 refers to a binary value of '00 0010'.

| REGISTER<br>ADDRESS | COMMAND SUFFIX                   | COMMAND           |
|---------------------|----------------------------------|-------------------|
| SCAN ONCE           |                                  |                   |
| 6'h01               | 6'h00                            | Scan Voltages     |
| 6'h02               | 6'h00                            | Scan Temperatures |
| 6'h03               | 6'h00                            | Scan Mixed        |
| 6'h04               | 6'h00                            | Scan Wires        |
| 6'h05               | 6'h00                            | Scan All          |
| SCAN CONTIN         | IUOUS                            |                   |
| 6'h06               | 6'h00                            | Scan Continuous   |
| MEASURE             |                                  |                   |
| 6'h08               | 6 bit addr of element to measure | Measure           |

#### **Scan Once**

Five different scan functions are available in single scan (**Scan Once mode**.) Each Scan function is activated by a command from the host microcontroller. The scan functions are:

- 1. Scan Voltages
- 2. Scan Temperatures
- 3. Scan Mixed
- 4. Scan Wires
- 5. Scan All

The **Scan Once** functions are synchronous: all addressed stack devices begin scanning immediately following command receipt. There is a scan start latency between subsequent stack devices of one daisy chain clock cycle (e.g., for a stack of 10 devices with a daisy chain operating at 500kHz, the scan start latency between the bottom and top stack devices is approximately 20µs).

#### **Scan Voltages**

The **Scan Voltages** command causes the addressed part (or all parts if the common address is used) to scan through the cell voltage inputs followed by the Pack Voltage. IC temperature is also recorded for use with the internal calibration routines. Cell voltages connected to each device are scanned in order from cell-12 (top) to cell-1 (bottom). Cell overvoltage and undervoltage compares are performed on each cell voltage sample. The V<sub>BAT</sub> and VSS connections are also checked at the end of the scan.

Cell voltage and pack voltage data, along with any fault conditions are stored in local memory ready for reading by the system host microcontroller. If there is a fault condition, the device sets the FAULT pin and returns a fault signal (sent down the stack) on completion of a scan. Devices revert to the standby state on completion of the scan activity.

#### **Scan Temperatures**

The **Scan Temperatures** command causes the addressed part (or all parts if the common address is used) to scan through the internal and 4 external temperature signals followed by multiplexer loopback and reference measurements. The loopback and reference measurements are part of the internal diagnostics function. Over-temperature compares are performed on each temperature measurement depending on the condition of the appropriate bit in the *Fault Setup* register.

Temperature data, along with any fault conditions, are stored in local memory ready for reading by the system host microcontroller. If there is a fault condition, the device sets the FAULT pin and returns a fault signal (sent down the stack) on completion of a scan. Devices revert to the standby state on completion of the scan activity.

#### **Scan Mixed**

The **Scan Mixed** command causes the addressed part (or all parts if the common address is used) to scan through the cell voltage inputs (followed by the pack voltage) with a single external input (ExT1) interposed. IC temperature is also recorded for use with the internal calibration routines. Cell voltages connected to each device are scanned in order from cell-12 (top) to cell-1 (bottom). The external input ExT1 is scanned in the middle of the cell voltage such that half the cells are sampled before ExT1 and half after ExT1. This mode allows ExT1 to be used for an external voltage measurement, such as a current sensing and performs it along with the cell voltage measurements. Cell overvoltage and cell undervoltage compares are performed on each cell voltage sample. The V<sub>BAT</sub> and VSS conditions are also checked at the end of the scan.

The **Scan Mixed** command is intended for use in standalone systems, or by the Master device in stacked applications, and would typically measure a single system parameter, such as battery current. Other stack devices also measure their ExT1 input but these would normally be ignored by the host.

Cell voltage, pack voltage and ExT1 data, along with any fault conditions are stored in local memory ready for reading by the system host microcontroller. Access the data from the ExT1 measurement by a direct *Read ET1 Voltage* command or by the All Temperatures read command. If there is a fault condition, the device sets the FAULT pin and returns a fault signal (sent down the stack) on completion of a scan. Devices revert to the standby state on completion of the scan activity.

#### **Scan Wires**

The **Scan Wires** command causes the addressed part (or all parts if the common address is used) to measure all the VCn pin voltages while applying load currents to each input pin in turn. This is part of the fault detection system.

If there is a fault condition, the device sets the FAULT pin and returns a fault signal (sent down the stack) on completion of a scan. No cell voltage data is sent as a result of the Scan Wires command. Devices revert to the standby state on completion of this activity.

#### Scan All

The **Scan All** command incorporates the Scan Voltages, Scan Wires and Scan Temperatures commands and causes the addressed part (or all parts if the common address is used) to execute each of these three scan functions once, in sequence (see Figure 29 on page 25 for example on timing).

## **Scan Continuous**

**Scan Continuous mode** is used primarily for fault monitoring and incorporates the scan voltages, scan temperatures and scan wires commands.

The **Scan Continuous** command causes the addressed part to set the SCAN bit in the Device Setup register and performs a succession of scans at a predetermined scan rate. Each device operates asynchronously on its own clock. This is similar to the **Scan All** command except that the scans are repeated at intervals determined by the SCNO-3 bits in the Fault Setup register. The Scan Inhibit command is used to stop scanning (i.e., receipt of this command by the target device resets the SCAN bit and stops the scan continuous function).

The ISL94212 provides an option that pauses cell balancing activity while measuring cell voltages in **Scan Continuous mode**. This is controlled by the BDDS bit in the Device Setup register. If BDDS is set, then cell balancing is inhibited during cell voltage measurement and for 10ms before the cell voltages are scanned. Balancing is reenabled at the end of the scan to allow balancing to continue. This function only applies during the scan continuous and the auto balance functions and allows the implementation of a circuit arrangement that can be used to diagnose the condition of external balancing components. It is up to the host microcontroller to manually stop balancing functions (if required) when operating a scan once or measure command.

The **Scan Continuous** scan interval is set using the SCN3:0 bits (lower nibble of the Fault Setup register.) The temperature and wire scans occur at slower rates and depend on the value of the scan interval selected. The scan system is synchronized such that the wire and temperature scans always follow a voltage scan. The three scan sequences, depending on the scans required at a particular instance, are as follows:

- Scan Voltages
- Scan Voltages, Scan Wires
- Scan Voltages, Scan Wires, Scan Temperatures.

The temperature and wire scans occur at 1/5 the voltage scan rate for voltage scan intervals above 128ms. Below this value the temperature scan interval is fixed at 512ms. The behavior of the wire scan interval is determined by the WSCN bit in the Fault Setup register. A bit value of '1' causes the wire scan to be performed at the same rate as the temperature scan. A bit value of '0' causes the wire scan rate to track the voltage scan rate for voltage scan intervals above 512ms while at and below this value the wire scan is performed at a fixed 512ms rate. Table 2 shows the various scan rate combinations available.

Data is not automatically returned while devices are in Scan Continuous mode except in the case where a fault condition is detected. The results of voltage and temperature scans are stored in local volatile memory and may be accessed at any time by the system host microcontroller. Devices may be operated in Scan Continuous mode while in Normal mode or in Sleep mode. Devices revert to the Sleep mode or remain in Normal mode, as applicable on completion of each scan. The response to a detected fault condition is to send the fault signal, either immediately in the case of standalone devices or daisy chain devices in **Normal mode**, or following transmission of the wakeup signal if the device is being used in a daisy chain configuration and is in **Sleep mode**.

To operate the "Scan Continuous" function in **Sleep mode** the host microcontroller simply configures the ISL94212, starts the **Scan Continuous mode** and then sends the Sleep command. The ISL94212 then wakes itself up each time a scan is required. Note that for the fastest scan settings (scan interval codes 0000, 0001 and 0010) the main measurement functions do not power down between scans, since the ISL94212 remains in **Normal mode**.

| SCAN<br>INTERVAL<br>SCN3:0 | SCAN<br>INTERVAL<br>(ms) | TEMP<br>SCAN<br>(ms) | WIRE<br>SCAN<br>WSCN = 0<br>(ms) | WIRE<br>SCAN<br>WSCN = 1<br>(ms) |
|----------------------------|--------------------------|----------------------|----------------------------------|----------------------------------|
| 0000                       | 16                       | 512                  | 512                              | 512                              |
| 0001                       | 32                       | 512                  | 512                              | 512                              |
| 0010                       | 64                       | 512                  | 512                              | 512                              |
| 0011                       | 128                      | 512                  | 512                              | 512                              |
| 0100                       | 256                      | 1024                 | 512                              | 1024                             |
| 0101                       | 512                      | 2048                 | 512                              | 2048                             |
| 0110                       | 1024                     | 4096                 | 1024                             | 4096                             |
| 0111                       | 2048                     | 8192                 | 2048                             | 8192                             |
| 1000                       | 4096                     | 16384                | 4096                             | 16384                            |
| 1001                       | 8192                     | 32768                | 8192                             | 32768                            |
| 1010                       | 16384                    | 65536                | 16384                            | 65536                            |
| 1011                       | 32768                    | 131072               | 32768                            | 131072                           |
| 1100                       | 65536                    | 262144               | 65536                            | 262144                           |

#### TABLE 2. SCAN CONTINUOUS TIMING MODES

#### Measure

This command allows a single cell voltage, internal temperature, any of the four external temperature inputs or the secondary voltage reference measurements to be made. The command incorporates a 6-bit suffix that contains the address of the required measurement element. See <u>Table 3 on page 24</u>. The device matching the target address responds by conducting the single measurement and loading the result to local memory. The host microcontroller then reads from the target device to obtain the measurement result. All devices revert to the standby state on completion of this activity.

#### TABLE 3. MEASURE COMMAND TARGET ELEMENT ADDRESSES

| MEASURE<br>COMMAND | MEASURE ELEMENT<br>ADDRESS (SUFFIX) | DESCRIPTION  |
|--------------------|-------------------------------------|--|
| 6'h08              | 6'h00                               | V <sub>BAT</sub> Voltage   |
|                    | 6'h01                               | Cell 1 Voltage   |
|                    | 6'h02                               | Cell 2 Voltage   |
|                    | 6'h03                               | Cell 3 Voltage   |
|                    | 6'h04                               | Cell 4 Voltage   |
|                    | 6'h05                               | Cell 5 Voltage   |
|                    | 6'h06                               | Cell 6 Voltage   |
|                    | 6'h07                               | Cell 7 Voltage   |
|                    | 6'h08                               | Cell 8 Voltage   |
|                    | 6'h09                               | Cell 9 Voltage   |
|                    | 6'h0A                               | Cell 10 Voltage  |
|                    | 6'h0B                               | Cell 11 Voltage  |
|                    | 6'h0C                               | Cell 12 Voltage  |
|                    | 6'h10                               | Internal temperature reading   |
|                    | 6'h11                               | External temperature input 1 reading   |
|                    | 6'h12                               | External temperature input 2 reading   |
|                    | 6'h13                               | External temperature input 3 reading   |
|                    | 6'h14                               | External temperature input 4 reading   |
|                    | 6'h15                               | Reference voltage (raw ADC) value. Use<br>to calculate corrected reference value<br>using reference coefficient data. See<br>page 2 data, address 6'h38 – 6'h3A. |

#### Cell Voltage Measurement Accuracy

The cell voltage monitoring system comprises two basic elements; a level shift to eliminate the cell common mode voltage and an analog-to-digital conversion of the cell voltage.

Each ISL94212 is calibrated at a specific cell input voltage value,  $V_{NOM}$ . Cell voltage measurement error data is given in <u>"MEASUREMENT SPECIFICATIONS" on page 9</u> for various voltage and temperature ranges with voltage ranges defined with respect to  $V_{NOM}$ . Plots showing the typical error distribution over the full input range are included in the <u>"Typical Performance</u> <u>Curves"</u> section beginning on page 15.

## **Temperature Monitoring**

One internal and four external temperature inputs are provided together with a switched bias voltage output (TEMPREG, pin 29). The voltage at the TEMPREG output is nominally equal to the ADC reference voltage such that the external voltage measurements are ratiometric to the ADC reference (see Figure 61 on page 85).

The temperature inputs are intended for use with external resistor networks using NTC type thermistor sense elements but may also be used as general purpose analog inputs. Each temperature input is applied to the ADC via a multiplexer. The ISL94212 converts the voltage at each input and loads the 14-bit result to the appropriate register.

The TEMPREG output is turned "on" in response to a **Scan temperatures** or **Measure temperature** command. A dwell time of 2.5ms is provided to allow external circuits to settle, after which the ADC measures each external input in turn. The TEMPREG output turns "off" after measurements are completed.

Figure 29 on page 25 shows an example temperature scan with the ISL94212 operating in scan continuous mode with a scan interval of 512ms. The preceding voltage and wire scans are shown for comparison.

The external temperature inputs are designed such that an open connection results in the input being pulled up to the full scale input level. This function is provided by a switched 10M $\Omega$  pull-up from each input to VCC. This feature is part of the fault detection system and is used to detect open pins.

The internal IC temperature, along with the auxiliary reference voltage and multiplexer loopback signals, are sampled in sequence with the external signals using the scan temperatures command.

The converted value from each temperature input is also compared to the external over-temperature limit and open connection threshold values on condition of the [*TST4:1*] bits in the Fault Setup register (see <u>"Fault Setup:" on page 64.</u>) If a TSTn bit is set to "1", then the temperature value is compared to the external temperature threshold and a fault occurs if the measured value is lower than the threshold value. If a TSTn bit is set to "0", then the temperature measurement is not compared to the threshold value and no fault occurs. The [TST4:1] bits are "0" by default.




FIGURE 29. SCAN TIMING EXAMPLE DURING SCAN CONTINUOUS MODE AND SCAN ALL MODE

## **Cell Balancing Functions**

Cell balancing is an important function in a battery pack consisting of a stack of multiple Li-ion cells. As the cells charge and discharge, differences in each cell's ability to take on and give up charge, typically leads to cells with different states of charge. The problem with a stack of cells having different states of charge is that Li-ion cells have a maximum voltage, above which it should not be charged and a minimum voltage, below which it should not be discharged. The extreme case, where one cell in the stack is at the maximum voltage and one cell is at the minimum voltage, results in a nonfunctional battery stack, since the battery stack cannot be charged or discharged.

Cell balancing is performed using external MOSFETs and external current setting resistors (see <u>Figure 30 on page 30</u>). Each MOSFET is controlled independently by the CB1 to CB12 pins of the ISL94212. The CB1 to CB12 outputs are controlled either directly, or indirectly by an external microcontroller through bits in various control registers.

The balancing functions within the ISL94212 are controlled by multiple registers:

- Balance Setup register (All balance modes, see Table 4)
- Balance Status register (All balance modes, see <u>Table 7 on</u> page 26)
- Device Setup register (auto balance mode only, see <u>Table 13 on page 30</u>)
- Watchdog/Balance Time register (timed and auto balance modes, see <u>Table 9 on page 27</u>)
- Balance Values registers (auto balance only, see example in <u>Table 11 on page 28</u>)

Additional registers are provided for the balance timeout (**Timed mode** and **Auto Balance mode**) and balance value (**Auto Balance mode** only).

#### **Balance Setup Register**

TABLE 4. BALANCE SETUP REGISTER (ADDRESS 6'h13)

| 7    | 6    | 5    | 4    | 3    | 2    | 1<br>9 | 0<br>8 |
|------|------|------|------|------|------|--------|--------|
| BSP2 | BSP1 | BSP0 | BWT2 | BWT1 | BWT0 | BMD1   | BMD0   |
|      |      |      |      |      |      | BEN    | BSP3   |

The Balance Setup register (see  $\underline{\mbox{Table 7}}$ ) contents break down into 4 sub groups.

- Balance wait time: BWT[2:0] bits (also referred to as balance dwell time)
- Balance status pointer: BSP[3:0] bits
- Balance enable: BEN bit
- Balance mode: BMD[1:0] bits

#### **BALANCE WAIT TIME**

The balance wait time control bits, BWT[2:0], set the interval between balancing operations in **Auto Balance mode**, as shown in <u>Table 5</u>.

| TABLE 5. B | ALANCE WAIT | TIME CONTROL | BITS |
|------------|-------------|--------------|------|
|------------|-------------|--------------|------|

| BWT[2:0] | SECONDS |
|----------|---------|
| 000      | 0       |
| 001      | 1       |
| 010      | 2       |
| 011      | 4       |
| 100      | 8       |
| 101      | 16      |
| 110      | 32      |
| 111      | 64      |