

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









ISOFACE™

ISO2H823V2.5

Galvanic Isolated 8 Channel High-Side Switch

Datasheet

Revision 2.0, 2015-02-12

Power Management & Multimarket

Edition 2015-02-12

Published by Infineon Technologies AG 81726 Munich, Germany © 2015 Infineon Technologies AG All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.



Revision Histor	у
Page or Item	Subjects (major changes since previous revision)
Revision 2.0, 20) 15-02-12

Trademarks of Infineon Technologies AG

AURIXTM, C166TM, Canpaktm, CIPOSTM, CIPURSETM, EconoPacktm, CoolMostm, CoolSettm, Corecontroltm, Crossavetm, Davetm, DI-Poltm, EasyPIMTM, EconoBridgetm, EconoDualtm, EconoPimtm, EconoPacktm, Eicedrivertm, eupectm, Fcostm, Hitfettm, HybridPacktm, I²rftm, Isofacetm, Isopacktm, MIPaqtm, ModStacktm, my-dtm, NovalithIctm, OptiMostm, Origatm, Powercodetm; Primariontm, PrimePacktm, PrimeStacktm, Pro-Siltm, Profettm, Rasictm, Reversavetm, Satrictm, Siegettm, Sindriontm, Sipmostm, Smartlewistm, Solid Flashtm, Tempfettm, thinQ!tm, Trenchstoptm, TriCoretm.

Other Trademarks

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, µVision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-iq™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Last Trademarks Update 2011-11-11



Table of Contents

Table of Contents

	Table of Contents	
	List of Tables	
1	Overview	
-		
2	Pin Configuration and Functionality	
2.1	Pin Functionality	
2.1.1	Pins of Power Interface	
2.1.2	Pins of Serial and Parallel Logic Interface	
3	Block Diagram	17
4	Functional Description	19
4.1	Introduction	19
4.2	Microcontroller Interface	19
4.2.1	Parallel Interface Mode	
4.2.1.1	Parallel Direct Mode	21
4.2.2	Serial Interface Mode	22
4.2.2.1	SPI Modes	23
4.2.2.2	Daisy Chain Mode	25
4.2.2.3	Cyclic Redundancy Check CRC	26
4.2.3	Common Error Indication Output	27
4.2.4	Update of the Diagnostic Registers	28
4.2.5	SYNC Operation	29
4.2.5.1	SYNC-Signal for Drive-Signals	29
4.2.5.2	SYNC-Signal for Diagnostics	29
4.2.6	ODIS Output Disable	32
4.2.7	LEDGOFF	32
4.2.8	OLOFF	32
4.2.9	RESET (Hard and Soft)	32
4.2.9.1	Hardware Reset	32
4.2.9.2	Soft Reset	32
4.2.10	Resynchronization of CT-Transmission	33
4.3	Output Stage	35
4.3.1	Output Stage Control	35
4.3.2	Protection Functionality	35
4.3.2.1	Power Transistor Overvoltage Protection	35
4.3.2.2	Power Transistor Overload Protection	35
4.3.2.3	Current Sense and Limitation	35
4.3.3	Diagnostic Functions	36
4.3.3.1	Diagnostics in Inactive Mode	37
4.3.3.2	Diagnostics in Active Mode	38
4.3.3.3	Diagnostic Scenarios in Dependence of Switching Frequency	39
4.3.3.4	Global Diagnostics	41
4.3.3.5	Power Supply	
4.3.4	LED Matrix	43
4.3.4.1	LED Matrix on the Process Side	43
4.3.4.2	LED Matrix on the uController Side (only in Serial Communication Mode)	44
4.4	EMI-Robustness	46



7	Package : Outlines and Marking Pattern	. 80
6 6.1	μController Interface Registers	
5.9	Typical Performance Characteristics	. 60
5.8	Reliability	. 59
5.7	Isolation and Safety-Related Specification	. 59
5.6	Diagnostics	. 58
5.5	Electrical Characteristics µController Interface	. 54
5.4	Output Protection Functions	. 53
5.3	Load Switching Capabilities and Characteristics	. 53
5.2	Operating Conditions and Power Supply	. 51
5.1	Absolute Maximum Ratings	. 49
5	Electrical Characteristics	. 49
4.5.1	Layout Recommendations	. 48
4.5	Application Hints	. 48
4.4.2	RFCM-Robustness	. 47
4.4.1	Burst Robustness	. 46



List of Figures

Figure 1	Typical Application	9
Figure 2	Power PG-VQFN-70-2 (430 mil)	10
Figure 3	Block Diagram	17
Figure 4	Application with Parallel Interface	18
Figure 5	Application with Serial Interface	18
Figure 6	Bus Configuration for Parallel Mode	19
Figure 7	Timing by Parallel Read Access (e.g. GLERR Register)	20
Figure 8	Timing by Parallel Write Access (e.g. DRIVE Register)	20
Figure 9	Parallel Direct Mode	21
Figure 10	Serial Bus Timing	22
Figure 11	Example SPI Topologies	22
Figure 12	SPI Mode 0, MS0 = 0, MS1 = 0, Daisy Chain Supported	23
Figure 13	SPI Mode 1, MS0 = 1, MS1 = 0, Daisy Chain Supported	23
Figure 14	SPI Mode 2, MS0 = 0, MS1 = 1	24
Figure 15	SPI Mode 3, MS0 = 1, MS1 = 1	24
Figure 16	Connecting Two Devices for Daisy Chain Mode	25
Figure 17	Typical Timing Diagram of Daisy Chain Operation (Serial Mode 0)	25
Figure 18	SYNC Operation Timing	
Figure 19	Timing of Resynchronization	33
Figure 20	Examples of Application of Resynchronization	34
Figure 21	Diagnostics Overview	36
Figure 22	Start Up Procedure of the Power Chip	41
Figure 23	LED Matrix connected to the Power Chip	43
Figure 24	LED Pulse Diagram	44
Figure 25	LED Matrix connected to the uC-Chip	45
Figure 26	Burst-Application	47
Figure 27	RFCM-Application	48
Figure 28	Typ. On-State Resistance	60
Figure 29	Typ. On-State Resistance	60
Figure 30	Typical Initial Peak Short Circuit Current Limit vs T_1	61
Figure 31	Maximum Allowable Load Inductance for a Single Switch Off of Each Channel, Calculated	61
Figure 32	Maximum Allowable Load Inductance for a Single Switch Off of Each Channel, Calculated	62
Figure 33	Maximum Allowable Inductive Switch Off Energy, Single Pulse for Each Channel	
Figure 34	Typ. Transient Thermal Impedance 1s0p	63
Figure 35	Typ. Transient Thermal Impedance 2s2p no vias	
Figure 36	Typ. Transient Thermal Impedance 2s2p	
Figure 37	Sticky Bit Operation	66
Figure 38	PG-VQFN-70-2 (Plastic (Green) Very Thin Profile Quad Flat Non Leaded Package)	80
Figure 39	Marking Pattern	81



List of Tables

List of Tables

Table 3 Bits composing the ERR signal Table 4 Continuous Mode (GLCFG: FRZSC = 0), Disturbance (to Channel 0) Scenario Table 5 Isochronous Mode (GLCFG: FRZSC = 1 (RESYN = 0)), Channel 0 Disturbed, Scenarios Table 6 Diagnostic Table 7 Filter Time in Inactive Mode for OLIx and SCVx Table 8 Filter Time in Active Mode for OLIx and SCVx Table 9 Occurence of Diagnostics during the Disturbance: Short-Circuit-to-VBB Table 10 Occurence of Diagnostics during the Disturbance: Wirebreak Table 11 Absolute Maximum Ratings Table 12 Operating Range Table 13 Thermal Characteristics Table 14 Electrical Characteristics of the Power Supply Pins Table 15 Load Switching Capabilities and Characteristics Table 16 Output Protection Functions Table 17 Setting at the Configuration Pin (CLKADJ) Table 18 Error Pins (ERR, CRCERR) Table 19 Logical Pins (RD, WR, ALE, MS0/1, CS, AD7: AD0, SCLK, SD0, SDI, SEL, SYNC, ODIS) Table 20 SYNC-Timing Table 21 RESYNCH-Timing Table 22 Interface Timing Parameters Table 23 Parallel Interface Table 24 Serial Interface Table 25 ODIS, ALE/RST Timing Table 26 Channel Specific Diagnostics Isolation and Safety-Related Specification Table 28 Register Access Definition Table 29 Register Overview	Table 1	Pin Configuration	11
Table 4 Continuous Mode (GLCFG: FRZSC = 0), Disturbance (to Channel 0) Scenario Table 5 Isochronous Mode (GLCFG: FRZSC = 1 (RESYN = 0)), Channel 0 Disturbed, Scenarios Table 6 Diagnostic Table 7 Filter Time in Inactive Mode for OLIx and SCVx Table 8 Filter Time in Active Mode for OLIx and SCVx Table 9 Occurence of Diagnostics during the Disturbance: Short-Circuit-to-VBB Table 10 Occurence of Diagnostics during the Disturbance: Wirebreak Table 11 Absolute Maximum Ratings Table 12 Operating Range Table 13 Thermal Characteristics Table 14 Electrical Characteristics of the Power Supply Pins Table 15 Load Switching Capabilities and Characteristics Table 16 Output Protection Functions Table 17 Setting at the Configuration Pin (CLKADJ) Table 18 Error Pins (ERR, CRCERR) Table 19 Logical Pins (RD, WR, ALE, MS0/1, CS, AD7: AD0, SCLK, SD0, SDI, SEL, SYNC, ODIS) Table 20 SYNC-Timing Table 21 RESYNCH-Timing Table 22 Interface Timing Parameters Table 23 Parallel Interface Table 24 Serial Interface Table 25 ODIS, ALE/RST Timing Table 26 Channel Specific Diagnostics Table 27 Isolation and Safety-Related Specification Table 28 Register Access Definition Table 29 Register Overview	Table 2	Pin Configuration for LED-Application on the uC-Side	13
Table 5 Isochronous Mode (GLCFG: FRZSC = 1 (RESYN = 0)), Channel 0 Disturbed, Scenarios Diagnostic Table 7 Filter Time in Inactive Mode for OLIx and SCVx Table 8 Filter Time in Active Mode for OLIx and SCVx Table 9 Occurence of Diagnostics during the Disturbance: Short-Circuit-to-VBB. Occurence of Diagnostics during the Disturbance: Wirebreak Table 10 Occurence of Diagnostics during the Disturbance: Wirebreak Table 11 Absolute Maximum Ratings. Operating Range Table 12 Operating Range Table 13 Thermal Characteristics Table 14 Electrical Characteristics of the Power Supply Pins Table 15 Load Switching Capabilities and Characteristics Output Protection Functions Table 16 Output Protection Functions Table 17 Setting at the Configuration Pin (CLKADJ) Error Pins (ERR, CRCERR) Table 18 Error Pins (ERR, CRCERR) Table 19 Logical Pins (RD, WR, ALE, MS0/1, CS, AD7: AD0, SCLK, SDO, SDI, SEL, SYNC, ODIS) Table 20 SYNC-Timing Table 21 RESYNCH-Timing Table 22 Interface Timing Parameters Table 23 Parallel Interface Table 24 Serial Interface Table 25 ODIS, ALE/RST Timing Channel Specific Diagnostics Table 26 Register Access Definition Table 28 Register Overview	Table 3	Bits composing the ERR signal	27
Table 6 Diagnostic Table 7 Filter Time in Inactive Mode for OLIx and SCVx Table 8 Filter Time in Active Mode for OLAx Table 9 Occurence of Diagnostics during the Disturbance : Short-Circuit-to-VBB Table 10 Occurence of Diagnostics during the Disturbance : Wirebreak Table 11 Absolute Maximum Ratings Table 12 Operating Range Table 13 Thermal Characteristics Table 14 Electrical Characteristics of the Power Supply Pins Table 15 Load Switching Capabilities and Characteristics Table 16 Output Protection Functions Table 17 Setting at the Configuration Pin (CLKADJ) Table 18 Error Pins (ERR, CRCERR) Table 19 Logical Pins (RD, WR, ALE, MSO/1, CS, AD7: AD0, SCLK, SDO, SDI, SEL, SYNC, ODIS) Table 20 SYNC-Timing Table 21 RESYNCH-Timing Table 22 Interface Timing Parameters Table 23 Parallel Interface Table 24 Serial Interface Table 25 ODIS, ALE/RST Timing Table 26 Channel Specific Diagnostics Table 27 Isolation and Safety-Related Specification Table 28 Register Access Definition Table 29 Register Overview	Table 4	Continuous Mode (GLCFG: FRZSC = 0), Disturbance (to Channel 0) Scenario	30
Table 7 Filter Time in Inactive Mode for OLIx and SCVx Table 8 Filter Time in Active Mode for OLAX Table 9 Occurence of Diagnostics during the Disturbance : Short-Circuit-to-VBB Table 10 Occurence of Diagnostics during the Disturbance : Wirebreak Table 11 Absolute Maximum Ratings Table 12 Operating Range Table 13 Thermal Characteristics Table 14 Electrical Characteristics of the Power Supply Pins Table 15 Load Switching Capabilities and Characteristics Table 16 Output Protection Functions Table 17 Setting at the Configuration Pin (CLKADJ) Table 18 Error Pins (ERR, CRCERR) Table 19 Logical Pins (RD, WR, ALE, MSO/1, CS, AD7: AD0, SCLK, SDO, SDI, SEL, SYNC, ODIS) Table 20 SYNC-Timing Table 21 RESYNCH-Timing Table 22 Interface Timing Parameters Table 23 Parallel Interface Table 24 Serial Interface Table 25 ODIS, ALE/RST Timing Table 26 Channel Specific Diagnostics Table 27 Isolation and Safety-Related Specification Table 28 Register Access Definition Table 29 Register Overview	Table 5	Isochronous Mode (GLCFG: FRZSC = 1 (RESYN = 0)), Channel 0 Disturbed, Scenarios	31
Table 8 Filter Time in Active Mode for OLAx Table 9 Occurence of Diagnostics during the Disturbance : Short-Circuit-to-VBB Table 10 Occurence of Diagnostics during the Disturbance : Wirebreak Table 11 Absolute Maximum Ratings Table 12 Operating Range Table 13 Thermal Characteristics Table 14 Electrical Characteristics of the Power Supply Pins Table 15 Load Switching Capabilities and Characteristics Table 16 Output Protection Functions Table 17 Setting at the Configuration Pin (CLKADJ) Table 18 Error Pins (ERR, CRCERR) Table 19 Logical Pins (RD, WR, ALE, MSO/1, CS, AD7: AD0, SCLK, SDO, SDI, SEL, SYNC, ODIS) Table 20 SYNC-Timing Table 21 RESYNCH-Timing Table 22 Interface Timing Parameters Table 23 Parallel Interface Table 24 Serial Interface Table 25 ODIS, ALE/RST Timing Table 26 Channel Specific Diagnostics Table 27 Isolation and Safety-Related Specification Table 28 Register Access Definition Table 29 Register Overview	Table 6	Diagnostic	36
Table 9 Occurence of Diagnostics during the Disturbance : Short-Circuit-to-VBB Table 10 Occurence of Diagnostics during the Disturbance : Wirebreak Table 11 Absolute Maximum Ratings Table 12 Operating Range Table 13 Thermal Characteristics Table 14 Electrical Characteristics of the Power Supply Pins Table 15 Load Switching Capabilities and Characteristics Table 16 Output Protection Functions Table 17 Setting at the Configuration Pin (CLKADJ) Table 18 Error Pins (ERR, CRCERR) Table 19 Logical Pins (RD, WR, ALE, MS0/1, CS, AD7: AD0, SCLK, SD0, SDI, SEL, SYNC, ODIS) Table 20 SYNC-Timing Table 21 RESYNCH-Timing Table 22 Interface Timing Parameters Table 23 Parallel Interface Table 24 Serial Interface Table 25 ODIS, ALE/RST Timing Table 26 Channel Specific Diagnostics Table 27 Isolation and Safety-Related Specification Table 28 Register Access Definition Table 29 Register Overview	Table 7	Filter Time in Inactive Mode for OLIx and SCVx	37
Table 10 Occurence of Diagnostics during the Disturbance : Wirebreak Table 11 Absolute Maximum Ratings Table 12 Operating Range Table 13 Thermal Characteristics Table 14 Electrical Characteristics of the Power Supply Pins Table 15 Load Switching Capabilities and Characteristics Table 16 Output Protection Functions Table 17 Setting at the Configuration Pin (CLKADJ) Table 18 Error Pins (ERR, CRCERR) Table 19 Logical Pins (RD, WR, ALE, MS0/1, CS, AD7: AD0, SCLK, SDO, SDI, SEL, SYNC, ODIS) Table 20 SYNC-Timing Table 21 RESYNCH-Timing Table 22 Interface Timing Parameters Table 23 Parallel Interface Table 24 Serial Interface Table 25 ODIS, ALE/RST Timing Table 26 Channel Specific Diagnostics Table 27 Isolation and Safety-Related Specification Table 28 Register Access Definition Table 29 Register Overview	Table 8	Filter Time in Active Mode for OLAx	38
Table 11 Absolute Maximum Ratings Table 12 Operating Range Table 13 Thermal Characteristics Table 14 Electrical Characteristics of the Power Supply Pins Table 15 Load Switching Capabilities and Characteristics Table 16 Output Protection Functions Table 17 Setting at the Configuration Pin (CLKADJ) Table 18 Error Pins (ERR, CRCERR) Table 19 Logical Pins (RD, WR, ALE, MS0/1, CS, AD7: AD0, SCLK, SDO, SDI, SEL, SYNC, ODIS) Table 20 SYNC-Timing Table 21 RESYNCH-Timing Table 22 Interface Timing Parameters Table 23 Parallel Interface Table 24 Serial Interface Table 25 ODIS, ALE/RST Timing Table 26 Channel Specific Diagnostics Table 27 Isolation and Safety-Related Specification Table 28 Register Access Definition Table 29 Register Overview	Table 9	Occurence of Diagnostics during the Disturbance : Short-Circuit-to-VBB	39
Table 12 Operating Range Table 13 Thermal Characteristics Table 14 Electrical Characteristics of the Power Supply Pins Table 15 Load Switching Capabilities and Characteristics Table 16 Output Protection Functions Table 17 Setting at the Configuration Pin (CLKADJ) Table 18 Error Pins (ERR, CRCERR) Table 19 Logical Pins (RD, WR, ALE, MS0/1, CS, AD7: AD0, SCLK, SD0, SDI, SEL, SYNC, ODIS) Table 20 SYNC-Timing Table 21 RESYNCH-Timing Table 22 Interface Timing Parameters Table 23 Parallel Interface Table 24 Serial Interface Table 25 ODIS, ALE/RST Timing Table 26 Channel Specific Diagnostics Table 27 Isolation and Safety-Related Specification Table 28 Register Access Definition Table 29 Register Overview	Table 10	Occurence of Diagnostics during the Disturbance : Wirebreak	40
Table 13 Thermal Characteristics Table 14 Electrical Characteristics of the Power Supply Pins Table 15 Load Switching Capabilities and Characteristics Table 16 Output Protection Functions Table 17 Setting at the Configuration Pin (CLKADJ) Table 18 Error Pins (ERR, CRCERR) Table 19 Logical Pins (RD, WR, ALE, MS0/1, CS, AD7: AD0, SCLK, SDO, SDI, SEL, SYNC, ODIS) Table 20 SYNC-Timing Table 21 RESYNCH-Timing Table 22 Interface Timing Parameters Table 23 Parallel Interface Table 24 Serial Interface Table 25 ODIS, ALE/RST Timing Table 26 Channel Specific Diagnostics Table 27 Isolation and Safety-Related Specification Table 28 Register Access Definition Table 29 Register Overview	Table 11	Absolute Maximum Ratings	49
Table 14 Electrical Characteristics of the Power Supply Pins Load Switching Capabilities and Characteristics Table 15 Output Protection Functions Table 17 Setting at the Configuration Pin (CLKADJ) Table 18 Error Pins (ERR, CRCERR) Table 19 Logical Pins (RD, WR, ALE, MSO/1, CS, AD7: AD0, SCLK, SDO, SDI, SEL, SYNC, ODIS) Table 20 SYNC-Timing Table 21 RESYNCH-Timing Table 22 Interface Timing Parameters Table 23 Parallel Interface Table 24 Serial Interface Table 25 ODIS, ALE/RST Timing Table 26 Channel Specific Diagnostics Table 27 Isolation and Safety-Related Specification Table 28 Register Access Definition Table 29 Register Overview	Table 12	Operating Range	51
Table 15 Load Switching Capabilities and Characteristics Table 16 Output Protection Functions Table 17 Setting at the Configuration Pin (CLKADJ) Table 18 Error Pins (ERR, CRCERR) Table 19 Logical Pins (RD, WR, ALE, MSO/1, CS, AD7: AD0, SCLK, SDO, SDI, SEL, SYNC, ODIS) Table 20 SYNC-Timing Table 21 RESYNCH-Timing Table 22 Interface Timing Parameters Table 23 Parallel Interface Table 24 Serial Interface Table 25 ODIS, ALE/RST Timing Table 26 Channel Specific Diagnostics Table 27 Isolation and Safety-Related Specification Table 28 Register Access Definition Table 29 Register Overview	Table 13	Thermal Characteristics	51
Table 16 Output Protection Functions Table 17 Setting at the Configuration Pin (CLKADJ) Table 18 Error Pins (ERR, CRCERR) Table 19 Logical Pins (RD, WR, ALE, MS0/1, CS, AD7: AD0, SCLK, SDO, SDI, SEL, SYNC, ODIS) Table 20 SYNC-Timing Table 21 RESYNCH-Timing Table 22 Interface Timing Parameters Table 23 Parallel Interface Table 24 Serial Interface Table 25 ODIS, ALE/RST Timing Table 26 Channel Specific Diagnostics Table 27 Isolation and Safety-Related Specification Table 28 Register Access Definition Table 29 Register Overview	Table 14	Electrical Characteristics of the Power Supply Pins	52
Table 17 Setting at the Configuration Pin (CLKADJ) Table 18 Error Pins (ERR, CRCERR) Table 19 Logical Pins (RD, WR, ALE, MS0/1, CS, AD7: AD0, SCLK, SDO, SDI, SEL, SYNC, ODIS) Table 20 SYNC-Timing Table 21 RESYNCH-Timing Table 22 Interface Timing Parameters Table 23 Parallel Interface Table 24 Serial Interface Table 25 ODIS, ALE/RST Timing Table 26 Channel Specific Diagnostics Table 27 Isolation and Safety-Related Specification Table 28 Register Access Definition Table 29 Register Overview	Table 15	Load Switching Capabilities and Characteristics	53
Table 18 Error Pins (ERR, CRCERR) Logical Pins (RD, WR, ALE, MS0/1, CS, AD7: AD0, SCLK, SDO, SDI, SEL, SYNC, ODIS) Table 20 SYNC-Timing Table 21 RESYNCH-Timing Table 22 Interface Timing Parameters Table 23 Parallel Interface Table 24 Serial Interface Table 25 ODIS, ALE/RST Timing Table 26 Channel Specific Diagnostics Table 27 Isolation and Safety-Related Specification Table 28 Register Access Definition Table 29 Register Overview	Table 16	Output Protection Functions	53
Table 19 Logical Pins (RD, WR, ALE, MS0/1, CS, AD7: AD0, SCLK, SDO, SDI, SEL, SYNC, ODIS) Table 20 SYNC-Timing Table 21 RESYNCH-Timing Table 22 Interface Timing Parameters Table 23 Parallel Interface Table 24 Serial Interface Table 25 ODIS, ALE/RST Timing Table 26 Channel Specific Diagnostics Table 27 Isolation and Safety-Related Specification Table 28 Register Access Definition Table 29 Register Overview	Table 17	Setting at the Configuration Pin (CLKADJ)	54
Table 20 SYNC-Timing	Table 18	Error Pins (ERR, CRCERR)	
Table 21 RESYNCH-Timing Table 22 Interface Timing Parameters Table 23 Parallel Interface Table 24 Serial Interface Table 25 ODIS, ALE/RST Timing Table 26 Channel Specific Diagnostics Table 27 Isolation and Safety-Related Specification Table 28 Register Access Definition Table 29 Register Overview	Table 19	Logical Pins (RD, WR, ALE, MS0/1, CS, AD7: AD0, SCLK, SDO, SDI, SEL, SYNC, ODIS)	54
Table 22 Interface Timing Parameters Table 23 Parallel Interface Table 24 Serial Interface Table 25 ODIS, ALE/RST Timing Table 26 Channel Specific Diagnostics Table 27 Isolation and Safety-Related Specification Table 28 Register Access Definition Table 29 Register Overview	Table 20	SYNC-Timing	55
Table 23 Parallel Interface Table 24 Serial Interface Table 25 ODIS, ALE/RST Timing Table 26 Channel Specific Diagnostics Table 27 Isolation and Safety-Related Specification Table 28 Register Access Definition Table 29 Register Overview	Table 21	RESYNCH-Timing	55
Table 24 Serial Interface Table 25 ODIS, ALE/RST Timing Table 26 Channel Specific Diagnostics Table 27 Isolation and Safety-Related Specification Table 28 Register Access Definition Table 29 Register Overview	Table 22	Interface Timing Parameters	55
Table 25 ODIS, ALE/RST Timing Table 26 Channel Specific Diagnostics Table 27 Isolation and Safety-Related Specification Table 28 Register Access Definition Table 29 Register Overview	Table 23	Parallel Interface	56
Table 26 Channel Specific Diagnostics Table 27 Isolation and Safety-Related Specification Table 28 Register Access Definition Table 29 Register Overview	Table 24	Serial Interface	57
Table 27 Isolation and Safety-Related Specification Table 28 Register Access Definition Table 29 Register Overview	Table 25	ODIS, ALE/RST Timing	57
Table 28 Register Access Definition Table 29 Register Overview	Table 26	Channel Specific Diagnostics	58
Table 29 Register Overview	Table 27	Isolation and Safety-Related Specification	59
· · · · · · · · · · · · · · · · · · ·	Table 28	Register Access Definition	65
Table 30 Diagnostics Registers for Channel 1-7	Table 29	Register Overview	65
	Table 30	Diagnostics Registers for Channel 1-7	75



Galvanic Isolated 8 Channel High-Side Switch

ISO2H823V2.5

1 Overview

Infineon Technologies 2nd generation ISOFACE $^{\intercal\intercal}$ 8-channel high-side driver IC ISO2H823V2.5 offers integrated 2.5kV galvanic isolation, thus meets the IEC 61131-2 requirements for reinforced isolation. Concurrently, the ISO2H823V2.5 sets a new standard for system-level diagnostics. Each of the 8 channels is equipped with 5-fold diagnostic monitoring capabilities: Open Load (Active Mode - Driver On and Inactive Mode - Driver Off) , Short-to-Vbb, Overcurrent (= Short-to-GND), Overtemperature.

With the ever increasing level of complexity and integration in industrial control systems comprehensive diagnostic monitoring is highly valuable in a vast range of industrial applications, both for preventive maintenance as well as to shorten costly un-scheduled down-times



PG-VQFN-70-2

Product Highlights

- 2.5 kV Galvanic isolation integrated (UL508 & CSA22.2 certified)
 Meets IEC 61131-2 requirements for reinforced isolation
- 8 channel high-side switches of 0.6 A each
- · 5 different types of diagnostic feedback for each channel
- µController compatible 8-bit parallel/serial interface
- 12 mm x 12 mm PG-VQFN-70-2 package

Key Features

- Interface 3.3V CMOS operation compatible
- Parallel/Serial µC interface
- · High common mode transient immunity
- Integrated Diagnostics:
 - 5 different types for diagnostic feedback per output channel
 - 5 types of diagnostic feedback on global level
- Common output disable pin
- Common error indication pin
- · Resynchronization to achieve a low-jitter switching on and off of high-side switches
- Active output current limitation for short circuit protection
- Reverse Output Voltage protection
- Undervoltage shutdown with autorestart and hysteresis
- Integrated clamping to switch inductive loads up to 150 mJ energy per channel
- Thermal shutdown and diagnostics per channel with auto-restart
- $V_{\rm BB}$ range from 11 V to 35 V designed for 24 V systems

Туре	Package
ISO2H823V2.5	PG-VQFN-70-2

Datasheet 8 Revision 2.0, 2015-02-12



Overview

- ESD protection
- · RoHS compliant

Typical Application

- Isolated switch for industrial applications:
 PLC, distributed control systems, industrial PCs, robotics, etc.
- · All types of resistive, inductive and capacitive loads
- µController compatible power switch for 24 V DC applications
- · Driver for solenoid, relays and resistive loads


Description

The ISO2H823V2.5 is a galvanically isolated 8-bit data interface in PG-VQFN-70-2 package that provides 8 fully protected high-side power switches that are able to handle currents up to 730 mA per channel.

An 8-bit parallel μ Controller compatible interface or a serial SPI-interface allows to connect the IC directly to a μ Controller system. The input interface supports also a direct control mode for writing driver information and is designed to operate with 3.3 V CMOS compatible levels.

The data transfer from input to output side is realized by the integrated Coreless Transformer Technology.

This product is the second generation of isolated 8 channel digital output device (ISO2H823V2.5) and provides a robust integrated diagnosis for switches with low $R_{\rm DSon}$ as well as an upgraded μ Controller interface.



9

Figure 1 Typical Application

Infineon Ordering Code:

SP001225470



2 Pin Configuration and Functionality




Figure 2 Power PG-VQFN-70-2 (430 mil)



Table 1 Pin Configuration

Pin	Parallel I	nterfa	се Мос	le	Serial Inte	rface N	lode	
	Symbol	Ctrl	Type ₂₎	Function	Symbol	Ctrl	Type	Function
top s	ide pins				1			
1	GNDBB		Α	Output Stage Ground	GNDBB			
2	VBB		Α	Output Stage Positive Supply	VBB			
3	VBB		Α	Output Stage Positive Supply	VBB			
4	OUT6		Α	Switch Output 6	OUT6			
5	OUT6		Α	Switch Output 6	OUT6			
6	VBB		A	Output Stage Positive Supply	VBB			
7	OUT5		Α	Switch Output 5	OUT5			
8	OUT5		Α	Switch Output 5	OUT5			
9	OUT4		Α	Switch Output 4	OUT4			
10	OUT4		Α	Switch Output 4	OUT4			
11	VBB		A	Output Stage Positive Supply	VBB			
12	VBB		A	Output Stage Positive Supply	VBB			
13	OUT3		Α	Switch Output 3	OUT3			
14	OUT3		Α	Switch Output 3	OUT3			
15	OUT2		Α	Switch Output 2	OUT2			
16	OUT2		Α	Switch Output 2	OUT2			
17	VBB		A	Output Stage Positive Supply	VBB			
18	OUT1		Α	Switch Output 1	OUT1			
19	OUT1		Α	Switch Output 1	OUT1			
20	VBB		Α	Output Stage Positive Supply	VBB			
21	VBB		A	Output Stage Positive Supply	VBB			
22	GNDBB		Α	Output Stage Ground	GNDBB			
23	n.c.	not c	onnect	ed	n.c.	not c	onnecte	ed
24	OUT0		Α	Switch Output 0	OUT0			
25	OUT0		Α	Switch Output 0	OUT0			
26	VBB		A	Output Stage Positive Supply, Supply of Reference Voltages	VBB			
27	GNDBB		Α	Output Stage Ground	GNDBB			



 Table 1
 Pin Configuration (cont'd)

Pin	Parallel Ir	nterfa	ce Mod	le	Serial Inter	face N	lode	
	Symbol	Ctrl ₁₎	Type ₂₎	Function	Symbol	Ctrl	Type	Function
28	OLADJ		Α	Open Load Adjust	OLADJ			
29	IADJ		Α	Current Reference Adjust	IADJ			
30	VDDIO		Α	CT Blocking Capacitor	VDDIO			
31	VCORE		Α	Digital Core Supply	VCORE			
32	GNDBB		Α	Output Stage Ground	GNDBB			
gap ι	sed for cree	epage	distan	ce	+			
33	GND		Α	Logic Ground	GND			
34	GND		Α	Logic Ground	GND			
35	GND		Α	Logic Ground	GND			
36	SEL	I	PD	Serial / Parallel Mode Select	SEL			
37	VCC		Α	Positive 3.3 V logic supply	VCC			
38	CLKADJ		Α	Clock Frequency Adjustment	CLKADJ			
39	GND		Α	Logic Ground	GND			
40	ODIS	I	PD	Output Disable	ODIS			
41	SYNC	I	PU	Synchronize and Freeze Diagnostics	SYNC			
42	WR	I	PU	Data Write Input	n.c.	high	impeda	nce "Z"
43	ALE/RST	I	PD	Address Latch Enable / Reset	RST	I	PD	Reset
44	RD	I	PU	Data Read Input	MS0	I	PD	SPI Mode Select bit (
45	n.c.			not connected	MS1	I	PD	SPI Mode Select bit
46	GND		Α	Logic Ground	GND			
47	GND		Α	Logic Ground	GND			
48	CS	I	PU	Chip Select	CS			
49	AD0	Ю	PPZ	Addr-Data in/output bit0	SDI	I	PD	SPI Data input
50	AD1	Ю	PPZ	Addr-Data in/output bit1	n.c.			high impedance "Z"
51	AD2	Ю	PPZ	Addr-Data in/output bit2	n.c.			high impedance "Z"
52	AD3	Ю	PPZ	Addr-Data in/output bit3	n.c.			high impedance "Z"
53	AD4	Ю	PPZ	Addr-Data in/output bit4	CRCERR	OD	PU	CRC Error output
54	AD5	Ю	PPZ	Addr-Data in/output bit5	SCLK	I	PD	SPI Shift Clock input
55	AD6	Ю	PPZ	Addr-Data in/output bit6	n.c.			high impedance "Z"
56	AD7	Ю	PPZ	Addr-Data in/output bit7	SDO	0	PPZ	SPI Data Output
57	ERR	OD	PU	Fault indication	ERR			
58	GND		Α	Logic Ground	GND			
59	GND		Α	Logic Ground	GND			
60	GND		Α	Logic Ground	GND			



Table 1 Pin Configuration (cont'd)

Pin	Parallel I	nterfa	се Мос	de	Serial Interface Mode			
	Symbol	Ctrl	Type ₂₎	Function	Symbol	Ctrl	Type	Function
61	GNDBB		Α	Output Stage Ground	GNDBB			
62	LEDX0		Α	LED Output Row 0	LEDX0			
63	LEDX1		Α	LED Output Row 1	LEDX1			
64	LEDX2		Α	LED Output Row 2	LEDX2			
65	LEDY0		Α	LED Output Column 0	LEDY0			
66	LEDY1		Α	LED Output Column 1	LEDY1			
67	LEDY2		Α	LED Output Column 2	LEDY2			
68	OUT7		Α	Switch Output 7	OUT7			
69	OUT7		Α	Switch Output 7	OUT7			
70	n.c.	not c	connect	ed	n.c.	not c	onnecte	ed

¹⁾ Direction of the digital pins : I = input, O = output, IO = Input/Output

In case of serial mode six pins can be used to drive a LED-matrix on the uC-side (**Table 2**). For this purpose the bit LEDON in register GLCFG has to be set to "1".

Table 2 Pin Configuration for LED-Application on the uC-Side

Pin	Serial Inte	erface	Mode	
	Symbol	Ctrl	Туре	Function
top s	ide pins			
55	AD6		OD	LEDR0
52	AD3		OD	LEDR1
51	AD2		OD	LEDR2
42	WR		OD	LEDC0
43	ALE/RST		OD	LEDC1
50	AD1		OD	LEDC2

²⁾ Type of the pin: A = analog, OD = Open-Drain, PU = internal Pull-Up resistor, PD = internal Pull-Down resistor, PPZ = Push-Pull pin with High-Impedance functionality



2.1 Pin Functionality

This section describes the pins of the µController Interface as well as the Process Interface.

2.1.1 Pins of Power Interface

VBB (Positive supply 11-35 V output stage)

 $V_{\rm BB}$ supplies the output stage. An external circuitry for reverse polarity protection is required (see Electrical Characteristics).

A ceramic capacitor of minimum 2.2 µF must be connected between VBB and GNDBB.

GNDBB (Ground for VBB domain)

This pin acts as the ground reference for the output stage that is supplied by V_{BB} .

OUT0... OUT7 (Output channel 0 ... 7)

Due to EMI-requirements (Radio-Frequency-Common-Mode and burst-application) a capacitor of min.10 nF (±10%, recommended value 12 nF ± 10%) for each output pin has to be connected to GNDBB.

LEDX0... LEDX2 (LED Row output channel 0 ... 2)

Low side switches

LEDY0... LEDY2 (LED Column output channel 0 ... 2)

High side drivers

IADJ (Current Adjust)

Reference current input, must be connected to GNDBB through a reference resistor of typ. 6.81 K Ω (E96 series). The DC-level V_{IADJ} is 1.215 V.

OLADJ (Open Load Adjust)

The current for the Open load detection can be adjusted by connecting a resistor between this pin and GNDBB (from the E96 series : $25 \text{ k}\Omega$ - $2.3 \text{ k}\Omega$). The DC-level V_{OLADJ} is 1.215 V.

VDDIO (3.3 V Supply Blocking Capacitor)

A 1 μF ceramic capacitor must be connected between VDDIO and GNDBB.

VCORE (Blocking Capacitor for 1.5 V Digital Core)

A 470 nF ceramic capacitor must be connected between VCORE and GNDBB.

2.1.2 Pins of Serial and Parallel Logic Interface

Some pins are common for both interface types, some others are specific for the parallel or serial access.

VCC (Positive 3.3 V logic supply)

 $V_{\rm CC}$ supplies the output interface that is electrically isolated from the output power stage. The interface can be supplied with 3.3 V. A ceramic capacitor of minimum 2.2 μ F must be connected between VCC and GND.

GND (Ground for VCC domain)

This pin acts as the ground reference for the uC-interface that is supplied by V_{CC} .

CLKADJ (Clock Adjust)

A high precision resistor of 10 K Ω has to be connected between CLKADJ and GND. The DC-level V_{CLKADJ} is 0.5 V.

ERR (Fault Indication)

The low active $\overline{\text{ERR}}$ signal contains the OR-wired diagnostic information depending on choosen serial or parallel mode (VBB undervoltage or missing voltage detection, the internal data transmission failure detection unit and the fault(s) of the output switch). The output pin $\overline{\text{ERR}}$ provides an open drain functionality. This pin has an internal Pull-Up resistor. In normal operation the signal $\overline{\text{ERR}}$ is high.

14



ODIS (Output Disable)

The low active $\overline{\text{ODIS}}$ signal immediately switches off the output channels OUT0-OUT7. This pin has an internal Pull-Down resistor. In normal operation the signal $\overline{\text{ODIS}}$ is high. Setting $\overline{\text{ODIS}}$ to Low clears the $\overline{\text{DRIVE}}$ register as well. The minimum width of the $\overline{\text{ODIS}}$ signal is 5 μ s.

SEL (Serial or Parallel Mode Select)

When this pin is in a logic Low state, the IC operates in Parallel Mode. For Serial Mode operation the pin has to be pulled into logic High state. During Start Up the IC is operating in Parallel Mode. This pin has an internal Pull-Down resistor and a 200 ns blanking time¹⁾.

SYNC

In isochronous mode (clock-sync-mode) the transfer of the latched output data register into the output-stages is controlled by the SYNC signal. When the SYNC-signal is in low state, the output-stage won't be updated any longer, the last value is frozen. With the rising edge of SYNC the information of the latched output data registers will be transferred to the output stages. It can be choosen by a configuration bit whether all the channel diagnostic bits will be latched into the DIAG channel register every data cycle or only when the SYNC-signal is in high state. In the last case when the SYNC-signal is in low state, the DIAG channel register wouldn't be updated any longer, the last value would be frozen. SYNC is also used for resynchronization of the data transmission with the target to achieve a low jitter. This pin has an internal Pull-Up resistor and a 20 ns blanking time¹⁾.

CS (Chip Select)

When this pin is in a logic Low state, the IC interface is enabled and data can be transferred. This pin has an internal Pull-Up resistor and a 20 ns blanking time¹⁾.

When the $\overline{\text{CS}}$ pin is held Low whereas the ALE pin is High for at least 100 µs, the device is reset.

The following pins are provided in the parallel interface mode

AD7:AD0 (AddressData input / output bit7 ... bit0)

The pins AD0 .. AD7 are the bidirectional input / outputs for data write and read. Depending on the state of the ALE pin and the AD7 pin, register addresses or data can be transferred between the internal registers and e.g. the micro-controller. By connecting $\overline{\text{CS}}$ and $\overline{\text{WR}}$ and ALE/RST pins to GND and $\overline{\text{RD}}$ to VCC, the parallel direct mode is activated.

WR (Write)

By pulling this pin down, a write transaction is initiated on the AddressData bus and the data has to be valid on the rising edge of \overline{WR} . The AD7-bit of the register address has to be set to '1'. This pin has an internal Pull-Up resistor and a 20 ns blanking time¹⁾.

RD (Read)

By pulling this pin down, a read transaction is initiated on the AddressData bus and the data becomes valid on the rising edge of $\overline{\text{RD}}$. The AD7-bit of the register address has to be set to '0'. This pin has an internal Pull-Up resistor and a 20 ns blanking time¹⁾.

ALE (Address Latch Enable)/RST

The pin ALE is used to select between address (ALE is in a logic High state) or data (ALE is in a logic Low state). Furthermore, a read or write transaction can be selected with the \overline{RD} and \overline{WR} pin. When ALE is pulled high, address is transferred and latched over the bit AD0 to AD7. During the time interval where ALE = High \overline{RD} or \overline{WR} has to be pulled to High. During the Low State of ALE all transactions hit the same address. This pin has an internal Pull-Down resistor and a 20 ns blanking time¹⁾. For the reset-function see comment under the item: \overline{CS} .

¹⁾ the signal must be stable for the duration of the blanking time before it is accepted as valid



The following pins are provided in the serial interface mode

MS0, MS1 (Serial Mode Select)

By driving these pins to Logic High or Low the Serial Interface Mode (number of bits - 8, 16, 24 - to be transferred, CRC) can be selected. These pins have both an internal Pull-Down resistor and a 200 ns blanking time¹⁾.

SCLK (Serial Interface Shift Clock)

Input data are sampled with rising edge and output data are updated with the falling edge of this input clock signal. This pin has an internal Pull-Down resistor and a 20 ns blanking time¹⁾.

SDI (Serial Interface Input Data)

SDI is put into a dedicated FIFO (clocked by SCLK) to program the DRIVE register and the internal address and the write data. This pin has an internal Pull-Down resistor and a 20 ns blanking time¹⁾.

SDO (Serial Interface Data Output)

SDO provides the serial output data bits

CRCERR (CRC Error Output)

This pin is in a logic Low state when CRC errors or Shift-Clock errors are detected internally. This pin has an open drain functionality and an internal Pull-Up resistor.



Block Diagram

3 Block Diagram

The IC is divided into an uC_chip and into a power chip due to the galvanical isolation. The uC_chip contains the uC-interface and the power chip the power switches.




Figure 3 Block Diagram



Block Diagram




Figure 4 Application with Parallel Interface




Figure 5 Application with Serial Interface



4 Functional Description

4.1 Introduction

The IC contains 2 galvanic isolated voltage domains that are independent from each other. The input interface (μ C-chip) is supplied at $V_{\rm CC}$ and the output stage (power chip) is supplied at $V_{\rm BB}$. The different voltage domains can be switched on at different time. The output stage is only enabled once the input stage enters a stable state. The power chip generates out of $V_{\rm BB}$ two internal voltages $V_{\rm DDIO}$ = 3.3 V (\pm 10 %) and $V_{\rm CORE}$ = 1.5 V (\pm 10%) which have to be buffered externally.

The ISOFACE ISO2H823V2.5 includes 8 high-side power switches that are controlled by means of the integrated parallel/serial interface. The interface is 8-bit μ Controller compatible. Furthermore a direct control mode can be selected that allows the direct control of the outputs OUT0 ... OUT7 (power chip) by means of the inputs AD0 ... AD7 (μ C-chip) without any additional logic signal. The IC can replace 8 optocouplers and the 8 high-side switches in conventional I/O-Applications as a galvanic isolation is implemented by means of the integrated coreless transformer technology. The μ Controller compatible interface allows a direct connection to the ports of a microcontroller without the need for other components. Each of the 8 high-side power switches is protected against overload, overtemperature and against overvoltage by an active zener clamp.

4.2 Microcontroller Interface

The microcontroller interface can be configured as a parallel or serial interface via the SEL pin.

4.2.1 Parallel Interface Mode

The ISO2H823V2.5 device contains a parallel interface that can be selected by pulling the SEL Pin to logic Low state. The interface can be directly controlled by the μ Controller output ports (see **Figure 6**). The output pins AD7:AD0 are in state "Z" as long as \overline{CS} =1, \overline{RD} =1 and \overline{WR} =1.




Figure 6 Bus Configuration for Parallel Mode



The timing requirements for the parallel interface are shown in Figure 7 (Read), Figure 8 (Write) and Table 23.




Figure 7 Timing by Parallel Read Access (e.g. GLERR Register)

For a reading access to internal registers the MSB of the address register has to be set to "0".




Figure 8 Timing by Parallel Write Access (e.g. DRIVE Register)

For a writing access to internal registers the MSB of the address register has to be set to "1".



4.2.1.1 Parallel Direct Mode

The parallel interface can be also used in a direct mode that allows direct changes of the output OUT0...OUT7 by means of the corresponding inputs D0-D7 without additional logic signals. To activate the parallel direct mode $\overline{\text{CS}}$, $\overline{\text{WR}}$ and ALE pins have to be wired to ground and $\overline{\text{RD}}$ has to be wired to V_{CC} as shown in the **Figure 9**. Although the diagnostics cannot be read in this operation mode, the faults as specified in **Table 3** are still reported at the $\overline{\text{ERR}}$ pin (volatile).




Figure 9 Parallel Direct Mode

The direct mode is intended to be an additional parallel mode which is invoked directly after reset. In this case internal settings have already been realized (f.e. MSB of the address register is set to "1").



4.2.2 Serial Interface Mode

The ISO2H823V2.5 device contains a serial interface that can be activated by pulling the SEL pin to logic High state. The interface can be directly controlled by the μ Controller output ports. The output pin SDO is in state "Z" as long as $\overline{\text{CS}}$ =1. Otherwise, the bits at the SDI input are sampled with the rising edge of SCLK and registered into the input FIFO buffer of length dependent on the selected SPI-mode (8, 16, 24 bits, **Figure 12**, **Figure 13**, **Figure 14**, **Figure 15**). With every falling edge of SCLK the bits to be read are provided serially to the pin SDO.

The timing requirements for the serial interface are shown in Figure 10 and in Table 24.




Figure 10 Serial Bus Timing

Several SPI topologies are supported: pure bus topology, daisy chain and any combinations (Figure 11). Of course independent individual control with a dedicated SPI controller interfaces for each slave IC is possible, as well.




Figure 11 Example SPI Topologies



4.2.2.1 SPI Modes

Four different SPI-modes can be distinguished (Figure 12 - Figure 15).




Figure 12 SPI Mode 0, MS0 = 0, MS1 = 0, Daisy Chain Supported




Figure 13 SPI Mode 1, MS0 = 1, MS1 = 0, Daisy Chain Supported






Figure 14 SPI Mode 2, MS0 = 0, MS1 = 1




Figure 15 SPI Mode 3, MS0 = 1, MS1 = 1



4.2.2.2 Daisy Chain Mode

Up to 4 devices can be connected together as shown in the **Figure 16** to operate in the daisy chain mode. Serial modes 0 and 1 can be operated in daisy chain mode. In this case, the SDO output of one device is directly connected to the SDI input of the next device. The SPI chain has to be connected to the μ C or Bus ASIC (MOSI, MISO and common SCLK and $\overline{\text{CS}}$ signals). If the received SCLK pulses are not fulfilling the modulo(8)-condition the $\overline{\text{CRCERR}}$ pin will be activated.

In the serial mode 1 the CRC-generation has to be reset after 16 SCLK-cycles. At the rising edge of $\overline{\text{CS}}$ each connected daisy-chain-device checks its related 16 bit-stream concerning CRC-consistency.




Figure 16 Connecting Two Devices for Daisy Chain Mode

The data shifted in the first device SDI input is shifted out at the SDO output after the first byte for the serial mode 0 (after the second byte for the mode 1) while $\overline{\text{CS}}$ remains Low as shown in the **Figure 17**.




Figure 17 Typical Timing Diagram of Daisy Chain Operation (Serial Mode 0)