



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832


Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Galvanic isolated octal high-side smart power solid state relay

Datasheet - production data



Features

Type	$V_{\text{demag}}^{(1)}$	$R_{\text{DS(on)}}^{(1)}$	$I_{\text{OUT}}^{(1)}$	V_{CC}
ISO8200B	$V_{\text{CC}} - 45 \text{ V}$	0.11Ω	0.7 A	45 V

1. Per channel

- Parallel input interface
- Direct and synchronous control mode
- High common mode transient immunity
- Output current: 0.7 A per channel
- Short-circuit protection
- Channel overtemperature protection
- Thermal independence of separate channels
- Common output disable pin
- Case overtemperature protection
- Loss of GND_{CC} and V_{CC} protection
- Undervoltage shutdown with auto restart and hysteresis
- Overvoltage protection (V_{CC} clamping)
- Very low supply current
- Common fault open drain output
- 5 V and 3.3 V TTL/CMOS compatible I/Os
- Fast demagnetization of inductive loads
- Reset function for IC outputs disable
- ESD protection

- IEC 61000-4-2, IEC 61000-4-4, IEC 61000-4-5 and IEC 61000-4-8 compliant

Applications

- Programmable logic control
- Industrial PC peripheral input/output
- Numerical control machines
- Drivers for all types of loads (resistive, capacitive, inductive)

Description

The ISO8200B is a galvanic isolated 8-channel driver featuring a very low supply current. It contains 2 independent galvanic isolated voltage domains (V_{CC} for the Power stage and V_{DD} for the Digital stage). Additional embedded functions are: loss of GND protection, undervoltage shutdown with hysteresis, and reset function for immediate power output shutdown.

The IC is intended to drive any kind of load with one side connected to ground. Active channel current limitation combined with thermal shutdown, (independent for each channel), and automatic restart, protect the device against overload and short-circuit. In overload conditions, if junction temperature overtakes threshold, the channel involved is turned off and on again automatically after the IC temperature decreases below a reset threshold. If this condition causes case temperature to reach limit threshold TCR, the overloaded channel is turned off and it only restarts when case and junction temperature decrease down to the reset thresholds. Non-overloaded channels continue operating normally. An internal circuit provides an OR-wired not latched common FAULT indicator signaling the channel OVT. The FAULT pin is an open drain active low fault indication pin.

Contents

1	Block diagram	6
2	Pin connection	7
3	Absolute maximum ratings	9
4	Thermal data	10
5	Electrical characteristics	10
6	Functional description	16
6.1	Parallel interface	16
6.1.1	Input signals (IN1 to IN8)	16
6.1.2	Load input data ($\overline{\text{LOAD}}$)	16
6.1.3	Output synchronization ($\overline{\text{SYNC}}$)	16
6.1.4	Watchdog	17
6.1.5	Output enable (OUT_EN)	17
6.2	Direct control mode (DCM)	18
6.3	Synchronous control mode (SCM)	19
6.4	Fault indication	22
6.4.1	Junction overtemperature and case overtemperature	22
7	Power section	24
7.1	Current limitation	24
7.2	Thermal protection	25
8	Reverse polarity protection	27
9	Reverse polarity on V_{dd}	28
10	Conventions	29
10.1	Supply voltage and power output conventions	29
11	Thermal information	29

	11.1 Thermal impedance	29
12	Package mechanical data	30
13	Ordering information	33
14	Revision history	34

List of tables


Table 1.	Pin description	7
Table 2.	Absolute maximum ratings	9
Table 3.	Thermal data	10
Table 4.	Power section	10
Table 5.	Digital supply voltage	11
Table 6.	Diagnostic pin and output protection function	11
Table 7.	Power switching characteristics ($V_{CC} = 24\text{ V}$; $-40\text{ °C} < T_J < 125\text{ °C}$)	12
Table 8.	Logic input and output	13
Table 9.	Parallel interface timings ($V_{dd} = 5\text{ V}$; $V_{cc} = 24\text{ V}$; $-40\text{ °C} < T_J < 125\text{ °C}$)	14
Table 10.	IEC 60747-5-2 insulation characteristics	15
Table 11.	Interface signal operation (general)	16
Table 12.	Interface signal operation in direct control mode	18
Table 13.	Interface signal operation in synchronous control mode	20
Table 14.	PowerSO-36 mechanical data	31
Table 15.	Footprint data	32
Table 16.	Ordering information	33
Table 17.	Document revision history	34

List of figures

Figure 1.	Block diagram	6
Figure 2.	Pin connection (top view)	7
Figure 3.	$R_{DS(on)}$ measurement	12
Figure 4.	dV/dT	13
Figure 5.	$t_d(ON)$ - $t_d(OFF)$ synchronous mode	13
Figure 6.	$t_d(ON)$ - $t_d(OFF)$ direct control mode	13
Figure 7.	Watchdog behavior	17
Figure 8.	Output channel enable timing	17
Figure 9.	Direct control mode IC configuration	18
Figure 10.	Direct control mode time diagram	19
Figure 11.	Synchronous control mode IC configuration	20
Figure 12.	Synchronous control mode time diagram	21
Figure 13.	Multiple device synchronous control mode	21
Figure 14.	Thermal status update (DCM)	22
Figure 15.	Thermal status update (SCM)	23
Figure 16.	Current limitation with different load conditions	24
Figure 17.	Thermal protection flowchart	25
Figure 18.	Thermal protection	26
Figure 19.	Reverse polarity protection	27
Figure 20.	Reverse polarity protection on V_{dd}	28
Figure 21.	Supply voltage and power output conventions	29
Figure 22.	Simplified thermal model	29
Figure 23.	PowerSO-36 mechanical drawings	30
Figure 24.	Footprint recommended data	32

1 Block diagram

Figure 1. Block diagram



2 Pin connection

Figure 2. Pin connection (top view)




Table 1. Pin description

Pin	Name	Description
1	NC	Not connected
2	V _{dd}	Positive logic supply
3	OUT_EN	Output enable
4	$\overline{\text{SYNC}}$	Chip select
5	$\overline{\text{LOAD}}$	Load input data
6	IN1	Channel 1 input
7	IN2	Channel 2 input
8	IN3	Channel 3 input
9	IN4	Channel 4 input
10	IN5	Channel 5 input
11	IN6	Channel 6 input
12	IN7	Channel 7 input
13	IN8	Channel 8 input
14	$\overline{\text{FAULT}}$	Common fault indication - active low
15	GND _{dd}	Input logic ground, negative logic supply
16	NC	Not connected

Table 1. Pin description (continued)

Pin	Name	Description
17	NC	Not connected
18	NC	Not connected
19	GNDcc	Output power ground
20	NC	Not connected
21	OUT8	Channel 8 power output
22	OUT8	Channel 8 power output
23	OUT7	Channel 7 power output
24	OUT7	Channel 7 power output
25	OUT6	Channel 6 power output
26	OUT6	Channel 6 power output
27	OUT5	Channel 5 power output
28	OUT5	Channel 5 power output
29	OUT4	Channel 4 power output
30	OUT4	Channel 4 power output
31	OUT3	Channel 3 power output
32	OUT3	Channel 3 power output
33	OUT2	Channel 2 power output
34	OUT2	Channel 2 power output
35	OUT1	Channel 1 power output
36	OUT1	Channel 1 power output
TAB	TAB	Exposed tab internally connected to Vcc, positive power supply voltage

3 Absolute maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Min.	Max.	Unit
V _{CC}	Power supply voltage	-0.3	45	V
V _{dd}	Digital supply voltage	-0.3	6.5	V
V _{IN}	DC input pins, I _d and output enable voltage	-0.3	+6.5	V
V _{FAULT}	Fault voltage	-0.3	+6.5	V
I _{GNDdd}	DC digital ground reverse current		-25	mA
I _{OUT}	Channel output current (continuous)		Internally limited	A
I _{GNDcc}	DC power ground reverse current		-250	mA
I _R	Reverse output current (per channel)		-5	A
I _{IN}	DC input pins, I _d and output enable current	-10	+ 10	mA
I _{FAULT}	Fault current	-10	+ 10	mA
V _{ESD}	Electrostatic discharge with human body model (R = 1.5 KΩ; C = 100 pF)		2000	V
E _{AS}	Single pulse avalanche energy per channel not simultaneously @T _{amb} = 125 °C, I _{OUT} = 0.5 A		0.9	J
	Single pulse avalanche energy per channel, all channels driven simultaneously @T _{amb} = 125 °C, I _{OUT} = 0.5 A		0.2	
P _{TOT}	Power dissipation at T _c = 25 °C		Internally limited ⁽¹⁾	W
T _J	Junction operating temperature		Internally limited ⁽¹⁾	°C
T _{STG}	Storage temperature		-55 to 150	°C

1. Protection functions are intended to avoid IC damage in fault conditions and are not intended for continuous operation. Continuous or repetitive operations of protection functions may reduce the IC lifetime.

4 Thermal data

Table 3. Thermal data

Symbol	Parameter	Max. value	Unit
R _{thj-case}	Thermal resistance, junction-case ⁽¹⁾	1.3	°C/W
R _{thj-amb}	Thermal resistance, junction-ambient ⁽²⁾	15	°C/W

1. For each channel.
2. PSSO36 mounted on the product evaluation board STEVAL-IFP015V2 (FR4, 4 layers, 8 cm² for each layer, copper thickness 35 μm).

5 Electrical characteristics

(10.5 V < V_{CC} < 36 V; -40 °C < T_J < 125 °C, unless otherwise specified).

Table 4. Power section

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V _{cc(under)THON}	V _{CC} undervoltage turn-ON threshold			9.5	10.5	V
V _{cc(under)THOFF}	V _{CC} undervoltage turn-OFF threshold			9		V
V _{cc(hys)}	V _{CC} undervoltage hysteresis		0.35	0.5		V
V _{ccclamp}	Clamp on V _{CC} pin	I _{clamp} = 20 mA	45	50	52	V
R _{DS(on)}	On-state resistance ⁽¹⁾	I _{OUT} = 0.5 A, T _J = 25 °C I _{OUT} = 0.5 A T _J = 125 °C		0.12	0.24	Ω Ω
R _{pd}	Output pull-down resistor			210		kΩ
I _{cc}	Power supply current	All channels in OFF state All channels in ON state		5 9		mA mA
I _{LGND}	Ground disconnection output current	V _{CC} = V _{GND} = 0 V V _{OUT} = -24 V			500	μA
V _{OUT(OFF)}	Off-state output voltage	Channel OFF and I _{OUT} = 0 A			1	V
I _{OUT(OFF)}	Off-state output current	Channel OFF and V _{OUT} = 0 V			5	μA

1. See [Figure 3](#).

Table 5. Digital supply voltage

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{dd(under)}$	V_{dd} undervoltage protection turn-OFF threshold		2.8	2.9	3	V
$V_{dd(hys)}$	V_{dd} undervoltage hysteresis			0.1		V
I_{dd}	I_{dd} supply current	$V_{dd} = 5$ V and input channel with a steady logic level		4.5	6	mA
		$V_{dd} = 3.3$ V and input channel with a steady logic level		4.4	5.9	mA

Table 6. Diagnostic pin and output protection function

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{FAULT}	\overline{FAULT} pin open drain voltage output low	$I_{FAULT} = 10$ mA			0.4	V
I_{LFAULT}	\overline{FAULT} output leakage current	$V_{FAULT} = 5$ V			1	μ A
I_{PEAK}	Maximum DC output current before limitation			1.4		A
I_{LIM}	Short-circuit current limitation	$R_{LOAD} = 0 \Omega$	0.7	1.1	1.7	A
H_{yst}	I_{LIM} tracking limits	$R_{LOAD} = 0 \Omega$		0.3		A
T_{JSD}	Junction shutdown temperature		150	170		$^{\circ}$ C
T_{JR}	Junction reset temperature			150		$^{\circ}$ C
T_{HIST}	Junction thermal hysteresis			20		$^{\circ}$ C
T_{CSD}	Case shutdown temperature		115	130	145	$^{\circ}$ C
T_{CR}	Case reset temperature			110		$^{\circ}$ C
T_{CHYST}	Case thermal hysteresis			20		$^{\circ}$ C
V_{demag}	Output voltage at turn-OFF	$I_{OUT} = 0.5$ A; $I_{LOAD} > = 1$ mA	$V_{cc}-45$	$V_{cc}-50$	$V_{cc}-52$	V

Table 7. Power switching characteristics ($V_{CC} = 24\text{ V}$; $-40\text{ }^\circ\text{C} < T_J < 125\text{ }^\circ\text{C}$)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
dV/dt(ON)	Turn-ON voltage slope	$I_{OUT} = 0.5\text{ A}$, resistive load $48\ \Omega$	-	5.6	-	V/ μs
dV/dt(OFF)	Turn-OFF voltage slope	$I_{OUT} = 0.5\text{ A}$, resistive load $48\ \Omega$	-	2.81	-	V/ μs
$t_d(\text{ON})$	Turn-ON delay time ⁽¹⁾	$I_{OUT} = 0.5\text{ A}$, resistive load $48\ \Omega$	-	17	22	μs
$t_d(\text{OFF})$	Turn-OFF delay time ⁽¹⁾	$I_{OUT} = 0.5\text{ A}$, resistive load $48\ \Omega$	-	22	40	μs
t_f	Fall time ⁽¹⁾	$I_{OUT} = 0.5\text{ A}$, resistive load $48\ \Omega$	-	5	-	μs
t_r	Rise time ⁽¹⁾	$I_{OUT} = 0.5\text{ A}$, resistive load $48\ \Omega$	-	5	-	μs

1. See [Figure 4](#), [Figure 5](#), and [Figure 6](#).

Figure 3. $R_{DS(on)}$ measurement




Figure 4. dV/dT




Figure 5. td(ON)-td(OFF) synchronous mode




Figure 6. td(ON)-td(OFF) direct control mode




Table 8. Logic input and output

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_{IL}	Logic input, \overline{LOAD} and $\overline{OUT_EN}$ low level voltage		-0.3		$0.3 \times V_{dd}$	V
V_{IH}	Logic input, \overline{LOAD} and $\overline{OUT_EN}$ high level voltage		$0.7 \times V_{dd}$		$V_{dd}+0.3$	V
$V_{I(HYST)}$	Logic input, \overline{LOAD} and $\overline{OUT_EN}$ hysteresis voltage	$V_{dd} = 5\text{ V}$		100		mV
I_{IN}	Logic input, \overline{LOAD} and $\overline{OUT_EN}$ current	$V_{IN} = 5\text{ V}$	10			μA
t_{WM}	Power side watchdog time		272	320	400	μs

Table 9. Parallel interface timings ($V_{dd} = 5\text{ V}$; $V_{cc} = 24\text{ V}$; $-40\text{ }^{\circ}\text{C} < T_J < 125\text{ }^{\circ}\text{C}$)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{dis(SYNC)}$	\overline{SYNC} disable time	Sync. control mode	10			μs
$t_{dis(DCM)}$	$\overline{SYNC\ LOAD}$ disable time	Direct control mode	80			ns
$t_{w(SYNC)}$	\overline{SYNC} negative pulse width	Sync. control mode	20		195	μs
$t_{su(LOAD)}$	\overline{LOAD} setup time	Sync. control mode	80			ns
$t_{h(LOAD)}$	\overline{LOAD} hold time	Sync. control mode	400			ns
$t_{w(LOAD)}$	\overline{LOAD} pulse width	Sync. control mode	240			ns
$t_{su(IN)}$	Input setup time		80			ns
$t_{h(IN)}$	Input hold time		10			ns
$t_{w(IN)}$	Input pulse width	Sync. control mode	160			ns
		Direct control mode	20			μs
t_{INLD}	IN to \overline{LOAD} time	Direct control mode From IN variation to \overline{LOAD} falling edge	80			ns
t_{LDIN}	\overline{LOAD} to IN time	Direct control mode From \overline{LOAD} falling edge to IN variation	400			ns
$t_{w(OUT_EN)}$	OUT_EN pulse width		150			ns
$t_{p(OUT_EN)}$	OUT_EN propagation delay			22	40	μs
$t_{jitter(SCM)}$	Jitter on single channel	Sync. mode			6	μs
$t_{jitter(DCM)}$		Direct mode			20	
$f_{refresh}$	Refresh delay			15		kHz

Table 10. IEC 60747-5-2 insulation characteristics

Symbol	Parameter	Test conditions	Value	Unit
CTI	Comparative tracking index (tracking resistance)	DIN IEC 112/VDE 0303 part 1	≥ 400	V
	Isolation group	Material group (DIN VDE 0110, 1/89, table 1)	II	
V _{ISO}	Isolation voltage per UL 1577	100% production V _{TEST} = 1.2 x V _{ISO} = 1644 V, t = 1 s	1370	V _{PEAK}
V _{PR}	Input-to-output test voltage as per IEC 60747-5-2	100% production test method b, t _m = 1 s partial discharge < 5 pC	1644	V _{PEAK}
		Characterization test method a, t _m = 10 s partial discharge < 5 pC	1315	V _{PEAK}
V _{IOTM}	Transient overvoltage as per IEC 60747-5-2	Characterization test V _{TEST} = 1.2 x V _{IOTM} , t = 60 s	3500	V _{PEAK}
CLR	Clearance (minimum external air gap)	Measured from input terminals to output terminals, the shortest distance through air	2.6	mm
CPG	Creepage (minimum external tracking)	Measured from input terminals to output terminals, the shortest distance path analog body	2.6	mm

6 Functional description

6.1 Parallel interface

Smart parallel interface built-in ISO8200B offers three interfacing signals easily managed by a microcontroller.

The $\overline{\text{LOAD}}$ signal enables the input buffer storing the value of the channel inputs.

The $\overline{\text{SYNC}}$ signal copies the input buffer value into the transmission buffer and manages the synchronization between low voltage side and the channel outputs on the isolated side.

The OUT_EN signal enables the channel outputs.

An internal refresh signal updates the configuration of the channel outputs with a f_{refresh} frequency. This signal can be disabled forcing low the $\overline{\text{SYNC}}$ input when $\overline{\text{LOAD}}$ is high.

$\overline{\text{SYNC}}$ and $\overline{\text{LOAD}}$ pins can be in direct control mode (DCM) or synchronous control mode (SCM).

The operation of these two signals is described as follows:

Table 11. Interface signal operation (general)

$\overline{\text{LOAD}}$	$\overline{\text{SYNC}}$	OUT_EN	Device behavior
Don't care	Don't care	Low ⁽¹⁾	The outputs are disabled (turned off)
High	High	High	The outputs are left unchanged
Low	High	High	The input buffer is enabled The outputs are left unchanged
High	Low	High	The internal refresh signal is disabled The transmission buffer is updated The outputs are left unchanged
Low	Low	High	The device operates in direct control mode as described in the respective paragraph

1. The outputs are turned off on OUT_EN falling edge and they are kept disabled as long as it is low.

6.1.1 Input signals (IN1 to IN8)

Inputs from IN1 to IN8 are the driving signals of the corresponding OUT1 to OUT8 outputs. Data are direct loaded on related outputs if $\overline{\text{SYNC}}$ and $\overline{\text{LOAD}}$ inputs are low (DCM operation) or stored into input buffer when $\overline{\text{LOAD}}$ is low and $\overline{\text{SYNC}}$ is high.

6.1.2 Load input data ($\overline{\text{LOAD}}$)

The input is active low; it stores the data from IN1 to IN8 into the input buffer.

6.1.3 Output synchronization ($\overline{\text{SYNC}}$)

The input is active low; it enables the ISO8200B transmission buffer loading input buffer data and manages the transmission between the two isolated sides of the device.


6.1.4 Watchdog

The isolated side of the device provides a watchdog function in order to guarantee a safe condition when V_{dd} supply voltage is missing.

If the logic side does not update the output status within t_{WD} , all outputs are disabled until a new update request is received.

The refresh signal is also considered a valid update signal, so the isolated side watchdog does not protect the system from a failure of the host controller (MCU freezing).


Figure 7. Watchdog behavior



6.1.5 Output enable (OUT_EN)

This pin provides a fast way to disable all outputs simultaneously. When the OUT_EN pin is driven low the outputs are disabled. To enable the output stage, the OUT_EN pin has to be raised. This timing execution is compatible with an external reset push, safety requirement, and allows, in a PLC system, the microcontroller polling to obtain all internal information during a reset procedure.

Figure 8. Output channel enable timing



6.2 Direct control mode (DCM)

When $\overline{\text{SYNC}}$ and $\overline{\text{LOAD}}$ inputs are driven by the same signal, the device operates in direct control mode (DCM).

In DCM the $\overline{\text{SYNC}} / \overline{\text{LOAD}}$ signal operates as an active low input enable:

- when the signal is high, the current output configuration is kept regardless the input values
- when the signal is low, each channel input directly drives the respective output

This operation mode can also be set shorting both signals to the digital ground; in this case the channel outputs are always directly driven by the inputs except when OUT_EN is low (outputs disabled).

Table 12. Interface signal operation in direct control mode

$\overline{\text{SYNC}} / \overline{\text{LOAD}}$	OUT_EN	Device behavior
Don't care	Low ⁽¹⁾	The outputs are disabled (turned off)
High	High	The outputs are left unchanged
Low	High	The channel inputs drive the outputs

1. The outputs are turned off on OUT_EN falling edge and they are kept disabled as long as it is low.

Figure 9. Direct control mode IC configuration





Figure 10. Direct control mode time diagram



6.3 Synchronous control mode (SCM)

When \overline{SYNC} and \overline{LOAD} inputs are independently driven, the device can operate in synchronous control mode (SCM). The SCM is used to reduce the jittering of the outputs and to drive all outputs of different devices at the same time.

In SCM the \overline{LOAD} signal is forced low to update the input buffer while the \overline{SYNC} signal is high. The \overline{LOAD} signal is raised and the \overline{SYNC} one is forced low for at least $t_{SYNC(SCM)}$. During this period, the internal refresh is disabled and any pending transmission between the low voltage and the isolated side is completed. When the \overline{SYNC} signal is raised the channel output configuration is changed according to the one stored in the input.

If the $t_{SYNC(SCM)}$ limit is met, the maximum jitter of the channel outputs is $t_{jitter(SCM)}$.


If more devices share the same \overline{SYNC} signal, all device outputs change simultaneously with a maximum jitter related to maximum delay and maximum jitter for single device.

Table 13. Interface signal operation in synchronous control mode

$\overline{\text{LOAD}}$	$\overline{\text{SYNC}}$	OUT_EN	Device behavior
Don't care	Don't care	Low ⁽¹⁾	The outputs are disabled (turned off)
High	High	High	The outputs are left unchanged
Low	High	High	The input buffer is enabled The outputs are left unchanged
High	Low	High	The internal refresh signal is disabled The transmission buffer is updated The outputs are left unchanged
High	Rising edge	High	The outputs are updated according to the current transmission buffer value
Low	Low	High	Should be avoided (DCM operation only)

1. The outputs are turned off on OUT_EN falling edge and they are kept disabled as long as it is low.

Figure 11. Synchronous control mode IC configuration



AM14899v1

Figure 12. Synchronous control mode time diagram





Figure 13. Multiple device synchronous control mode



6.4 Fault indication

The $\overline{\text{FAULT}}$ pin is an active low open drain output indicating fault conditions. This pin is active when at least one of the following conditions occurs:

- Junction overtemperature of one or more channels ($T_J > T_{TJSD}$)
- Communication error

6.4.1 Junction overtemperature and case overtemperature

The thermal status of the device is updated during each transmission sequence between the two isolated sides.

In SCM operation, when the $\overline{\text{LOAD}}$ signal is high and the $\overline{\text{SYNC}}$ one is low, the communication is disabled. In this case the thermal status of the device cannot be updated and the $\overline{\text{FAULT}}$ indication can be different from the current status.

In any case, the thermal protection of the channel outputs is always operative.

Figure 14. Thermal status update (DCM)





Figure 15. Thermal status update (SCM)



7 Power section


7.1 Current limitation

The current limitation process is active when the current sense connected on the output stage measures a current value, which is higher than a fixed threshold.

When this condition is verified the gate voltage is modulated to avoid the increase of the output current over the limitation value.

Figure 16 shows typical output current waveforms with different load conditions.

Figure 16. Current limitation with different load conditions



7.2 Thermal protection

The device is protected against overheating in case of overload conditions. During the driving period, if the output is overloaded, the device suffers two different thermal stresses, the former related to the junction, and the latter related to the case.

The two faults have different trigger thresholds: the junction protection threshold is higher than the case protection one; generally the first protection, that is active in thermal stress conditions, is the junction thermal shutdown. The output is turned off when the temperature is higher than the related threshold and turned back on when it goes below the reset threshold. This behavior continues until the fault on the output is present.

If the thermal protection is active and the temperature of the package increases over the fixed case protection threshold, the case protection is activated and the output is switched off and back on when the junction temperature of each channel in fault and case temperature is below the respective reset thresholds.

Figure 17 shows the thermal protection behavior, while Figure 18 reports typical temperature trends and output vs. input state.

Figure 17. Thermal protection flowchart

