

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









ispGDX®160V/VA Device Datasheet

June 2010

Select Devices Discontinued!

Product Change Notification (PCN) #09-10 has been issued to discontinue select devices in this data sheet.

The original datasheet pages have not been modified and do not reflect those changes. Please refer to the table below for reference PCN and current product status.

Product Line	Ordering Part Number	Product Status	Reference PCN
	ispGDX160V-5B272	Discontinued	DCNI#00 10
	ispGDX160V-7B272	Discontinued	PCN#09-10
	ispGDX160V-5B208		
ispGDX160V	ispGDX160V-7B208		
ISPODATOUV	ispGDX160V-5Q208	Active / Orderable	
	ispGDX160V-7Q208		
	ispGDX160V-7Q208I		
	ispGDX160VA-3B272		
	ispGDX160VA-5B272		
	ispGDX160VA-7B272	Discontinued	PCN#09-10
	ispGDX160VA-5B272I	Discontinued	<u>1 ON#09-10</u>
	ispGDX160VA-7B272I		
	ispGDX160VA-9B272I		
	ispGDX160VA-3Q208		
	ispGDX160VA-5Q208		
	ispGDX160VA-7Q208		
	ispGDX160VA-5Q208I		
	ispGDX160VA-7Q208I		
ispGDX160VA	ispGDX160VA-9Q208I		
ISPADATOUVA	ispGDX160VA-3B208		
	ispGDX160VA-3BN208		
	ispGDX160VA-5B208	Active / Orderable	
	ispGDX160VA-5BN208	Active / Orderable	
	ispGDX160VA-7B208		
	ispGDX160VA-7BN208		
	ispGDX160VA-5B208I		
	ispGDX160VA-5BN208I		
	ispGDX160VA-7B208I		
	ispGDX160VA-7BN208I		
	ispGDX160VA-9B208I		
	ispGDX160VA-9BN208I		





ispGDX®160V/VA

In-System Programmable 3.3V Generic Digital Crosspoint

Features

IN-SYSTEM PROGRAMMABLE GENERIC DIGITAL CROSSPOINT FAMILY

- Advanced Architecture Addresses Programmable PCB Interconnect, Bus Interface Integration and Jumper/Switch Replacement
- "Any Input to Any Output" Routing
- Fixed HIGH or LOW Output Option for Jumper/DIP Switch Emulation
- Space-Saving PQFP and BGA Packaging
- Dedicated IEEE 1149.1-Compliant Boundary Scan Test

• HIGH PERFORMANCE E2CMOS® TECHNOLOGY

- 3.3V Core Power Supply
- 3.5ns Input-to-Output/3.5ns Clock-to-Output Delay*
- 250MHz Maximum Clock Frequency*
- TTL/3.3V/2.5V Compatible Input Thresholds and Output Levels (Individually Programmable)*
- Low-Power: 16.5mA Quiescent Icc*
- 24mA I_{OL} Drive with Programmable Slew Rate Control Option
- PCI Compatible Drive Capability*
- Schmitt Trigger Inputs for Noise Immunity
- Electrically Erasable and Reprogrammable
- Non-Volatile E²CMOS Technology


ispGDXV OFFERS THE FOLLOWING ADVANTAGES

- 3.3V In-System Programmable Using Boundary Scan-Test Access Port (TAP)
- Change Interconnects in Seconds

FLEXIBLE ARCHITECTURE

- Combinatorial/Latched/Registered Inputs or Outputs
- Individual I/O Tri-state Control with Polarity Control
- Dedicated Clock/Clock Enable Input Pins (four) or Programmable Clocks/Clock Enables from I/O Pins (40)
- Single Level 4:1 Dynamic Path Selection (Tpd = 3.5ns)
- Programmable Wide-MUX Cascade Feature
 Supports up to 16:1 MUX
- Programmable Pull-ups, Bus Hold Latch and Open Drain on I/O Pins
- Outputs Tri-state During Power-up ("Live Insertion" Friendly)
- LEAD-FREE PACKAGE OPTIONS
- * "VA" Version Only

Functional Block Diagram



Description

The ispGDXV/VA architecture provides a family of fast, flexible programmable devices to address a variety of system-level digital signal routing and interface requirements including:

- Multi-Port Multiprocessor Interfaces
- Wide Data and Address Bus Multiplexing (e.g. 16:1 High-Speed Bus MUX)
- Programmable Control Signal Routing (e.g. Interrupts, DMAREQs, etc.)
- Board-Level PCB Signal Routing for Prototyping or Programmable Bus Interfaces

The devices feature fast operation, with input-to-output signal delays (Tpd) of 3.5ns and clock-to-output delays of 3.5ns.

The architecture of the devices consists of a series of programmable I/O cells interconnected by a Global Routing Pool (GRP). All I/O pin inputs enter the GRP directly or are registered or latched so they can be routed to the required I/O outputs. I/O pin inputs are defined as four sets (A,B,C,D) which have access to the four MUX inputs

Copyright © 2004 Lattice Semiconductor Corporation. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Description (Continued)

found in each I/O cell. Each output has individual, programmable I/O tri-state control (OE), output latch clock (CLK), clock enable (CLKEN), and two multiplexer control (MUX0 and MUX1) inputs. Polarity for these signals is programmable for each I/O cell. The MUX0 and MUX1 inputs control a fast 4:1 MUX, allowing dynamic selection of up to four signal sources for a given output. A wider 16:1 MUX can be implemented with the MUX expander feature of each I/O and a propagation delay increase of 2.0ns. OE, CLK, CLKEN, and MUX0 and MUX1 inputs can be driven directly from selected sets of I/O pins. Optional dedicated clock input pins give minimum clock-to-output delays. CLK and CLKEN share the same set of I/O pins. CLKEN disables the register clock when CLKEN = 0.

Through in-system programming, connections between I/O pins and architectural features (latched or registered inputs or outputs, output enable control, etc.) can be defined. In keeping with its data path application focus, the ispGDXV devices contain no programmable logic arrays. All input pins include Schmitt trigger buffers for noise immunity. These connections are programmed into the device using non-volatile E²CMOS technology. Non-volatile technology means the device configuration is saved even when the power is removed from the device.

In addition, there are no pin-to-pin routing constraints for 1:1 or 1:n signal routing. That is, *any* I/O pin configured as an input can drive one or more I/O pins configured as outputs.

The device pins also have the ability to set outputs to fixed HIGH or LOW logic levels (Jumper or DIP Switch mode). Device outputs are specified for 24mA sink and 12mA source current (at JEDEC LVTTL levels) and can be tied together in parallel for greater drive. On the ispGDXVA, each I/O pin is individually programmable for 3.3V or 2.5V output levels as described later. Programmable output slew rate control can be defined independently for each I/O pin to reduce overall ground bounce and switching noise.

All I/O pins are equipped with IEEE1149.1-compliant Boundary Scan Test circuitry for enhanced testability. In addition, in-system programming is supported through the Test Access Port via a special set of private commands.

The ispGDXV I/Os are designed to withstand "live insertion" system environments. The I/O buffers are disabled during power-up and power-down cycles. When designing for "live insertion," absolute maximum rating conditions for the Vcc and I/O pins must still be met.

Table 1. ispGDXV Family Members

5

	i	ispGDXVA Device	•
	ispGDX80VA	ispGDX160VA	ispGDX240VA
I/O Pins	80	160	240
I/O-OE Inputs*	20	40	60
I/O-CLK / CLKEN Inputs*	20	40	60
I/O-MUXsel1 Inputs*	20	40	60
I/O-MUXsel2 Inputs*	20	40	60
Dedicated Clock Pins**	2	4	4
EPEN	1	1	1
TOE	1	1	1
BSCAN Interface	4	4	4
RESET	1	1	1
Pin Count/Package	100-Pin TQFP	208-Pin PQFP 208-Ball fpBGA 272-Ball BGA	388-Ball fpBGA

^{*} The CLK/CLK_EN, OE, MUX0 and MUX1 terminals on each I/O cell can each be assigned to 25% of the I/Os.

^{**} Global clock pins Y0, Y1, Y2 and Y3 are multiplexed with CLKEN0, CLKEN1, CLKEN2 and CLKEN3 respectively in all devices.

Architecture

The ispGDXV/VA architecture is different from traditional PLD architectures, in keeping with its unique application focus. The block diagram is shown below. The programmable interconnect consists of a single Global Routing Pool (GRP). Unlike ispLSI® devices, there are no programmable logic arrays on the device. Control signals for OEs, Clocks/Clock Enables and MUX Controls must come from designated sets of I/O pins. The polarity of these signals can be independently programmed in each I/O cell.


Each I/O cell drives a unique pin. The OE control for each I/O pin is independent and may be driven via the GRP by one of the designated I/O pins (I/O-OE set). The I/O-OE set consists of 25% of the total I/O pins. Boundary Scan test is supported by dedicated registers at each I/O pin. In-system programming is accomplished through the standard Boundary Scan protocol.

The various I/O pin sets are also shown in the block diagram below. The A, B, C, and D I/O pins are grouped together with one group per side.

I/O Architecture

Each I/O cell contains a 4:1 dynamic MUX controlled by two select lines as well as a 4x4 crossbar switch controlled by software for increased routing flexiability (Figure 1). The four data inputs to the MUX (called M0, M1, M2, and M3) come from I/O signals in the GRP and/or adjacent I/O cells. Each MUX data input can access one quarter of the total I/Os. For example, in a 160 I/O ispGDXV, each data input can connect to one of 40 I/O pins. MUX0 and MUX1 can be driven by designated I/O pins called MUXsel1 and MUXsel2. Each MUXsel input covers 25% of the total I/O pins (e.g. 40 out of 160). MUX0 and MUX1 can be driven from either MUXsel1 or MUXsel2.

Figure 1. ispGDXV/VA I/O Cell and GRP Detail (160 I/O Device)





I/O MUX Operation

MUX1	MUX0	Data Input Selected
0	0	M0
0	1	M1
1	1	M2
1	0	M3

Flexible mapping of MUXsel_x to MUX_x allows the user to change the MUX select assignment after the ispGDXV/VA device has been soldered to the board. Figure 1 shows that the I/O cell can accept (by programming the appropriate fuses) inputs from the MUX outputs of four adjacent I/O cells, two above and two below. This enables cascading of the MUXes to enable wider (up to 16:1) MUX implementations.

The I/O cell also includes a programmable flow-through latch or register that can be placed in the input or output path and bypassed for combinatorial outputs. As shown in Figure 1, when the input control MUX of the register/ latch selects the "A" path, the register/latch gets its inputs from the 4:1 MUX and drives the I/O output. When selecting the "B" path, the register/latch is directly driven by the I/O input while its output feeds the GRP. The programmable polarity Clock to the latch or register can be connected to any I/O in the I/O-CLK/CLKEN set (onequarter of total I/Os) or to one of the dedicated clock input pins (Y_x). The programmable polarity Clock Enable input to the register can be programmed to connect to any of the I/O-CLK/CLKEN input pin set or to the global clock enable inputs (CLKEN_x). Use of the dedicated clock inputs gives minimum clock-to-output delays and minimizes delay variation with fanout. Combinatorial output mode may be implemented by a dedicated architecture bit and bypass MUX. I/O cell output polarity can be programmed as active high or active low.

MUX Expander Using Adjacent I/O Cells

The ispGDXV/VA allows adjacent I/O cell MUXes to be cascaded to form wider input MUXes (up to 16 x 1) without incurring an additional full Tpd penalty. However, there are certain dependencies on the locality of the adjacent MUXes when used along with direct MUX inputs.

Adjacent I/O Cells


Expansion inputs MUXOUT[n-2], MUXOUT[n-1], MUXOUT[n+1], and MUXOUT[n+2] are fuse-selectable for each I/O cell MUX. These expansion inputs share the same path as the standard A, B, C and D MUX inputs, and

allow adjacent I/O cell outputs to be directly connected without passing through the global routing pool. The relationship between the [N+i] adjacent cells and A, B, C and D inputs will vary depending on where the I/O cell is located on the physical die. The I/O cells can be grouped into "normal" and "reflected" I/O cells or I/O "hemispheres." These are defined as:

Device	Normal I/O Cells	Reflected I/O Cells
ispGDX80VA	TBA	TBA
ispGDX160V/VA	B19-B0, A39-A20, A19-A0, D39-D20	B20-B39, C0-C19, C20-C39, D0-D19
ispGDX240VA	ТВА	TBA

Table 2 shows the relationship between adjacent I/O cells as well as their relationship to direct MUX inputs. Note that the MUX expansion is circular and that I/O cell B20, for example, draws on I/Os B19 and B18, as well as B21 and B22, even though they are in different hemispheres of the physical die. Table 2 shows some typical cases and all boundary cases. All other cells can be extrapolated from the pattern shown in the table.

Figure 2. I/O Hemisphere Configuration of ispGDX160V/VA




Direct and Expander Input Routing

Table 2 also illustrates the routing of MUX direct inputs that are accessible when using adjacent I/O cells as inputs. Take I/O cell D23 as an example, which is also shown in Figure 3.



Figure 3. Adjacent I/O Cells vs. Direct Input Path for ispGDX160V/VA, I/O D23



It can be seen from Figure 3 that if the D21 adjacent I/O cell is used, the I/O group "A" input is no longer available as a direct MUX input.

The ispGDXV/VA can implement MUXes up to 16 bits wide in a single level of logic, but care must be taken when combining adjacent I/O cell outputs with direct MUX inputs. Any particular combination of adjacent I/O cells as MUX inputs will dictate what I/O groups (A, B, C or D) can be routed to the remaining inputs. By properly choosing the adjacent I/O cells, all of the MUX inputs can be utilized.

Table 2. Adjacent I/O Cells (Mapping of ispGDX160V/VA)

	•	Data A/ MUXOUT	Data B/ MUXOUT	Data C/ MUXOUT	Data D/ MUXOUT
	B20	B22	B21	B19	B18
	B21	B23	B22	B20	B19
	B22	B24	B23	B21	B20
Reflected	B23	B25	B24	B22	B21
I/O Cells	D16	D18	D17	D15	D14
	D17	D19	D18	D16	D15
	D18	D20	D19	D17	D16
	D19	D21	D20	D18	D17
	D20	D18	D19	D21	D22
	D21	D19	D20	D22	D23
	D22	D20	D21	D23	D24
Normal I/O Cells	D23	D21	D22	D24	D25
I/O Cells	B16	B14	B15	B17	B18
	B17	B15	B16	B18	B19
	B18	B16	B17	B19	B20
	B19	B17	B18	B20	B21

Special Features

Slew Rate Control

All output buffers contain a programmable slew rate control that provides software-selectable slew rate options.

Open Drain Control

All output buffers provide a programmable Open-Drain option which allows the user to drive system level reset, interrupt and enable/disable lines directly without the need for an off-chip Open-Drain or Open-Collector buffer. Wire-OR logic functions can be performed at the printed circuit board level.

Pull-up Resistor

All pins have a programmable active pull-up. A typical resistor value for the pull-up ranges from $50k\Omega$ to $80k\Omega$.

Output Latch (Bus Hold)

All pins have a programmable circuit that weakly holds the previously driven state when all drivers connected to the pin (including the pin's output driver as well as any other devices connected to the pin by external bus) are tristated.

ispGDX160VA New Features

Unique to the ispGDX160VA are user-programmable I/Os supporting either 3.3V or 2.5V output voltage level options. The ispGDX160VA uses a VCCIO pin to provide the 2.5V reference voltage when used. The ispGDX160VA VCCIO pin occupies the same location as VCC on the ispGDX160V, allowing drop-in replacement. The ispGDX160VA offers improved performance by reducing fanout delays and has PCI compatible drive capability.

Only the ispGDX160VA is available in the fastest (3.5ns) Commercial speed grade and in -5,-7, and -9ns Industrial grades in all packages.

The ispGDX160VA has a device ID different from the ispGDX160V requiring that the latest Lattice download software be used for programming and verification. Although the ispGDX160VA and ispGDX160V are functionally equivalent, they are not 100% JEDEC compatible. All design files must be recompiled targeting the ispGDX160VA.



Applications

The ispGDXV/VA Family architecture has been developed to deliver an in-system programmable signal routing solution with high speed and high flexibility. The devices are targeted for three similar but distinct classes of end-system applications:


Programmable, Random Signal Interconnect (PRSI)

This class includes PCB-level programmable signal routing and may be used to provide arbitrary signal swapping between chips. It opens up the possibilities of programmable system hardware. It is characterized by the need to provide a large number of 1:1 pin connections which are statically configured, i.e., the pin-to-pin paths do not need to change dynamically in response to control inputs.

Programmable Data Path (PDP)

This application area includes system data path transceiver, MUX and latch functions. With today's 32- and 64-bit microprocessor buses, but standard data path glue components still relegated primarily to eight bits, PCBs are frequently crammed with a dozen or more data path glue chips that use valuable real estate. Many of these applications consist of "on-board" bus and memory interfaces that do not require the very high drive of standard glue functions but can benefit from higher integration. Therefore, there is a need for a flexible means to integrate these on-board data path functions in an analogous way to programmable logic's solution to control logic integration. Lattice's CPLDs make an ideal control logic complement to the ispGDXV/VA in-system programmable data path devices as shown below.

Figure 4. ispGDXV/VA Complements Lattice CPLDs



Programmable Switch Replacement (PSR)

Includes solid-state replacement and integration of mechanical DIP Switch and jumper functions. Through in-system programming, pins of the ispGDXV/VA devices can be driven to HIGH or LOW logic levels to emulate the traditional device outputs. PSR functions do not require any input pin connections.

These applications actually require somewhat different silicon features. PRSI functions require that the device support arbitrary signal routing on-chip between any two pins with no routing restrictions. The routing connections are static (determined at programming time) and each input-to-output path operates independently. As a result, there is little need for dynamic signal controls (OE, clocks, etc.). Because the ispGDXV/VA device will interface with control logic outputs from other components (such as ispLSI or ispMACHTM) on the board (which frequently change late in the design process as control logic is finalized), there must be no restrictions on pin-to-pin signal routing for this type of application.

PDP functions, on the other hand, require the ability to dynamically switch signal routing (MUXing) as well as latch and tri-state output signals. As a result, the programmable interconnect is used to define possible signal routes that are then selected dynamically by control signals from an external MPU or control logic. These functions are usually formulated early in the conceptual design of a product. The data path requirements are driven by the microprocessor, bus and memory architecture defined for the system. This part of the design is the earliest portion of the system design frozen, and will not usually change late in the design because the result would be total system and PCB redesign. As a result, the ability to accommodate arbitrary any pin-to-any pin rerouting is not a strong requirement as long as the designer has the ability to define his functions with a reasonable degree of freedom initially.

As a result, the ispGDXV/VA architecture has been defined to support PSR and PRSI applications (including bidirectional paths) with no restrictions, while PDP applications (using dynamic MUXing) are supported with a minimal number of restrictions as described below. In this way, speed and cost can be optimized and the devices can still support the system designer's needs.

The following diagrams illustrate several ispGDXV/VA applications.

Applications (Continued)

Figure 5. Address Demultiplex/Data Buffering




Figure 6. Data Bus Byte Swapper





Figure 7. Four-Port Memory Interface



Note: All OE and SEL lines driven by external arbiter logic (not shown).

Designing with the ispGDXV/VA

As mentioned earlier, this architecture satisfies the PRSI class of applications without restrictions: any I/O pin as a single input or bidirectional can drive any other I/O pin as output.

For the case of PDP applications, the designer does have to take into consideration the limitations on pins that can be used as control (MUX0, MUX1, OE, CLK) or data (MUXA-D) inputs. The restrictions on control inputs are not likely to cause any major design issues because the input possibilities span 25% of the total pins.

The MUXA-D input partitioning requires that designers consciously assign pinouts so that MUX inputs are in the appropriate, disjoint groups. For example, since the MUXA group includes I/O0-39 (160 I/O device), it is not possible to use I/O0 and I/O9 in the same MUX function. As previously discussed, data path functions will be assigned early in the design process and these restrictions are reasonable in order to optimize speed and cost.

User Electronic Signature

The ispGDXV/VA Family includes dedicated User Electronic Signature (UES) E²CMOS storage to allow users to code design-specific information into the devices to identify particular manufacturing dates, code revisions, or the like. The UES information is accessible through the boundary scan programming port via a specific command. This information can be read even when the security cell is programmed.

Security

The ispGDXV/VA Family includes a security feature that prevents reading the device program once set. Even when set, it does not inhibit reading the UES or device ID code. It can be erased only via a device bulk erase.



Absolute Maximum Ratings 1,2

Supply Voltage V_{CC} -0.5 to +5.4V

Input Voltage Applied -0.5 to +5.6V

Off-State Output Voltage Applied -0.5 to +5.6V

Storage Temperature -65 to 150°C

Case Temp. with Power Applied -55 to 125°C

Max. Junction Temp. (T_{-I}) with Power Applied ... 150°C

- 1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).
- 2. Compliance with the Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM is a requirement.

DC Recommended Operating Conditions

SYMBOL	PARAMETER		T				MIN.	MAX.	UNITS
V cc	Supply Voltage	Commercial	T	A = 0°C to	+70°C		3.00	3.60	V
		Industrial	T	$A = -40^{\circ}C$	to +85°	°C	3.00	3.60	V
V CCIO	I/O Reference Voltage						2.3	3.60	V

Table 2-0005/gdx160va

Capacitance (T_A=25°C, f=1.0 MHz)

SYMBOL	PARAMETER	PACKAGE TYPE	TYPICAL	UNITS	TEST CONDITIONS
C ₁	I/O Capacitance	PQFP	7	pf	V 22V V 20V
	in o dapatitation	BGA, fpBGA	10	pf	$V_{CC} = 3.3V, V_{I/O} = 2.0V$
C ₂	Dedicated Clock Capacitance	PQFP	8	pf	$V_{CC} = 3.3V, V_{Y} = 2.0V$
	Dedicated Glock Capacitatice	BGA, fpBGA	10	pf	$v_{CC} = 3.3 \text{ V}, \text{ V}_{Y} = 2.0 \text{ V}$

Table 2-0006/gdx160va

Erase/Reprogram Specifications

		PAF	RAM	ETER		MINIMUM	MAXIMUM	UNITS
Erase/F	eprogr	am Cycles				10,000	_	Cycles



Switching Test Conditions

Input Pulse Levels	GND to VCCIO(MIN)
Input Rise and Fall Time	≤ 1.5ns 10% to 90%
Input Timing Reference Levels	VCCIO(MIN)/2
Output Timing Reference Levels	Vccio(Min)/2
Output Load	See Figure 8


³⁻state levels are measured 0.5V from steady-state active level.

Output Load Conditions (See Figure 8)

		3.3	3V	2.		
TEST CONDITION		R1	R2	R1	R2	CL
Α		153Ω	134Ω	156Ω	144Ω	35pF
В	Active High	∞	134Ω	∞	144Ω	35pF
В	Active Low	153Ω	8	156Ω	8	35pF
С	Active High to Z at V _{OH} -0.5V	∞	134Ω	∞	144Ω	5pF
	Active Low to Z at V _{OL} +0.5V	153Ω	8	156Ω	8	5pF
D	Slow Slew	8	8	8	8	35pF

Table 2-0004A/gdx160va

Figure 8. Test Load



*CL includes Test Fixture and Probe Capacitance.

0213D

DC Electrical Characteristics for 3.3V Range

Over Recommended Operating Conditions

SYMBOL	PARAMÉTER			COND	ITION	MIN.	TYP.	MAX.	UNITS
Vccio	I/O Reference Voltage			-	-	3.0	_	3.6	V
VIL	Input Low Voltage			$\leq V_{OUT}$ or $V_{OUT} \leq V_{OL (MAX)}$		-0.3	_	0.8	V
V IH	Input High Voltage	1	V _{OH}	$V_{OH} \le V_{OUT} \text{ or } V_{OUT} \le V_{OL(MAX)}$			_	5.25	V
VOL	Output Low Voltage		Voc	= V _{CC (MIN)}	$I_{OL} = +100\mu A$	_	_	0.2	V
TOL .	Salph		1.00	GC (MIIN)	$I_{OL} = +24mA$	1	_	0.55	V
VOH	Output High Voltage		V	- V	$I_{OH} = -100\mu A$	2.8	_	_	V
VOH	Sulput High Voltage		VCC	= V _{CC (MIN)}	$I_{OH} = -12mA$	2.4	_	_	V

^{1.} I/O voltage configuration must be set to VCC.

Table 2-0007/gdx160va



DC Electrical Characteristics for 2.5V Range¹

Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.	MAX.	UNITS
V CCIO	I/O Reference Voltage	_	2.3		2.7	V
VIL	Input Low Voltage	$V_{OH(MIN)} \le V_{OUT} \text{ or } V_{OUT} \le V_{OL(MAX)}$	-0.3	-	0.7	V
VIH	Input High Voltage	$V_{OH(MIN)} \le V_{OUT} \text{ or } V_{OUT} \le V_{OL(MAX)}$	1.7		5.25	V
V OL	Output Low Voltage	V _{CCIO=MIN} , I _{OL} = 100μA			0.2	V
VOL		V _{CCIO=MIN} , I _{OL} = 8mA	(-	_	0.6	V
V OH	Output High Voltage	$V_{CCIO=MIN}$, $I_{OH} = -100\mu A$	2.1	_	_	V
VOH	Output Flight Voltage	V _{CCIO=MIN} , I _{OH} = -8mA	1.8	_	-	V

^{1.} I/O voltage configuration must be set to VCCIO.

2.5V/gdx160va

DC Electrical Characteristics

Over Recommended Operating Conditions

SYMBOL	PARAMETER	CONDITION	MIN.	TYP. ²	MAX.	UNITS
IIL	Input or I/O Low Leakage Current	$0V \le V_{IN} \le V_{IL (MAX)}$	-	_	-10	μА
Iн	Input or I/O High Leakage Current	$(V_{CCIO}-0.2) \le V_{IN} \le V_{CCIO}$		-	10	μΑ
	input of 1/0 riight Leakage current	V _{CCIO} ≤ V _{IN} ≤ 5.25V	1	-	50	μΑ
I PU	I/O Active Pullup Current	$0V \le V_{IN} \le V_{IL (MAX)}$	-	ı	-200	μΑ
I BHLS	Bus Hold Low Sustaining Current	$V_{IN} = V_{IL} (MAX)$	40	1	_	μА
Івннѕ	Bus Hold High Sustaining Current	$V_{IN} = V_{IH (MIN)}$	-40	1	_	μА
I BHLO	Bus Hold Low Overdrive Current	$0V \le V_{IN} \le V_{CCIO}$	_	1	550	μА
Івнно	Bus Hold High Overdrive Current	$0V \le V_{IN} \le V_{CCIO}$	_	-	-550	μА
І внт	Bus Hold Trip Points		V_{IL}	_	V _{IH}	V
los ¹	Output Short Circuit Current	$V_{CC} = 3.3V$, $V_{OUT} = 0.5V$, $T_A = 25^{\circ}C$	-	ı	-250	mA
IccQ ⁴	Quiescent Power Supply Current	$V_{IL} = 0.5V$, $V_{IH} = V_{CC}$	-	16.5	_	mA
Icc	Dynamic Power Supply Current per Input Switching	One input toggling at 50% duty cycle, outputs open.	1	See Note 3	_	mA/ MHz
ICONT ⁵	Maximum Continuous I/O Pin Sink Current Through Any GND Pin	-	_	_	160	mA

^{1.} One output at a time for a maximum of one second. V_{OUT} = 0.5V was selected to avoid test problems by tester ground degradation. Characterized, but not 100% tested.

DC Char_gdx160va

- - e.g. An input driving four I/O cells at 40MHz results in a dynamic I_{CC} of approximately ((0.003 x 4) + 0.029) x 40 = 1.64mA.
- 4. For a typical application with 50% of I/O pins used as inputs, 50% used as outputs or bi-directionals.
- 5. This parameter limits the total current sinking of I/O pins surrounding the nearest GND pin.

^{2.} Typical values are at V_{CC} = 3.3V and T_A = 25°C. 3. I_{CC} / MHz = (0.003 x I/O cell fanout) + 0.029.



External Timing Parameters

	TECT			-3	3	_	5	UNITS
PARAMETER	TEST ¹ COND.	#	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	Oillio
t pd ²	Α	1	Data Prop. Delay from Any I/O pin to Any I/O Pin (4:1 MUX)		3.5		5.0	ns
tsel ²	Α	2	Data Prop. Delay from MUXsel Inputs to Any Output (4:1 MUX)	F	3.5		5.0	ns
fmax (Tog.)	_	3	Clock Frequency, Max. Toggle	250	-	143	_	MHz
fmax (Ext.)	_	4	Clock Frequency with External Feedback (1/1su3+tgco1)	166.7	-	111	_	MHz
t su1	_	5	Input Latch or Register Setup Time Before Y _x	3.0	_	4.0	_	ns
t su2	_	6	Input Latch or Register Setup Time Before I/O Clock	2.5	_	3.0	-	ns
t su3	_	7	Output Latch or Register Setup Time Before Y _x	2.5		4.0	-	ns
t su4	_	8	tput Latch or Register Setup Time Before I/O Clock		-	3.0		ns
t suce1	_	9	Global Clock Enable Setup Time Before Y	2.5	-	2.5	7	ns
tsuce2	_	10	Global Clock Enable Setup Time Before I/O Clock	1.5	-	1.5	_	ns
t suce3	_	11	I/O Clock Enable Setup Time Before Y _x	3.0	-	4.5	_	ns
t h1	_	12	Input Latch or Reg. Hold Time (Y _x)	0.0		0.0	_	ns
t h2	_	13	Input Latch or Reg. Hold Time (I/O Clock)	0.5	7-	1.5	_	ns
t h3	_	14	Output Latch or Reg. Hold Time (Y _x)	0.0	_	0.0	_	ns
t h4	_	15	Output Latch or Reg. Hold Time (I/O Clock)	1.0	_	1.5	-	ns
thce1	_	16	Global Clock Enable Hold Time (Y _x)	0.0	_	0.0	_	ns
thce2	_	17	Global Clock Enable Hold Time (I/O Clock)	1.0	_	1.5	_	ns
t hce3	_	18	I/O Clock Enable Hold Time (Y _x)	0.0	_	0.0	_	ns
t gco1 ²	Α	19	Output Latch or Reg. Clock (from Y ₄) to Output Delay	_	3.5	_	5.0	ns
tgco2 ²	Α	20	Input Latch or Register Clock (from Yx) to Output Delay	_	6.0	_	8.5	ns
tco1 ²	Α	21	Output Latch or Register Clock (from I/O pin) to Output Delay	_	4.0	_	6.0	ns
t co2 ²	Α	22	Input Latch or Register Clock (from I/O pin) to Output Delay	_	7.0	_	9.5	ns
ten ²	В	23	Input to Output Enable	_	5.0	_	6.0	ns
tdis ²	С	24	Input to Output Disable	_	5.0	_	6.0	ns
t toeen ²	В	25	Test OE Output Enable	_	6.0	_	6.0	ns
ttoedis ²	С	26	Test OE Output Disable	_	6.0	_	6.0	ns
t wh	7	27	Clock Pulse Duration, High	2.0	_	3.5	_	ns
twl	_	28	Clock Pulse Duration, Low	2.0	_	3.5	_	ns
t rst	_	29	Register Reset Delay from RESET Low	_	8.0	_	14.0	ns
trw	-	30	Reset Pulse Width	5.0	_	10.0	_	ns
t sl	D	31	Output Delay Adder for Output Timings Using Slow Slew Rate	_	3.5	_	5.0	ns
t sk	Α	32	Output Skew (tgco1 Across Chip)	_	0.5	_	0.5	ns

^{1.} All timings measured with one output switching, fast output slew rate setting, except tsl.

^{2.} The delay parameters are measured with Vcc as I/O voltage reference. An additional 0.5ns delay is incurred when Vccio is used as I/O voltage reference.



External Timing Parameters

	TEST ¹			-7	,	-	9	UNITS
PARAMETER	COND.	#	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	Oiiiio
t pd ²	Α	1	Data Prop. Delay from Any I/O pin to Any I/O Pin (4:1 MUX)	_	7.0		9.0	ns
tsel ²	Α	2	Data Prop. Delay from MUXsel Inputs to Any Output (4:1 MUX)		7.0	1	9.0	ns
f max (Tog.)	_	3	Clock Frequency, Max. Toggle	100	-	83	_	MHz
f max (Ext.)	_	4	Clock Frequency with External Feedback (1/tsu3+tgco1)	80	-	62.5	_	MHz
t su1	_	5	Input Latch or Register Setup Time Before Y _x	5.5	_	7.0	_	ns
t su2	-	6	Input Latch or Register Setup Time Before I/O Clock	4.5	_	6.0	1	ns
t su3	_	7	Output Latch or Register Setup Time Before Y _x	5.5		7.0	_	ns
t su4	_	8	Output Latch or Register Setup Time Before I/O Clock	4.5	/-/	6.0	-/	ns
t suce1	_	9	Global Clock Enable Setup Time Before Y	3.5	4/	4.0		ns
tsuce2	_	10	Global Clock Enable Setup Time Before I/O Clock	2.5	7	3.0	_	ns
tsuce3	_	11	I/O Clock Enable Setup Time Before Y _x	6.5	-	8.5	_	ns
t h1	_	12	Input Latch or Reg. Hold Time (Y _x)	0.0		0.0	_	ns
t h2	_	13	Input Latch or Reg. Hold Time (I/O Clock)	2.5	_	3.0	_	ns
t h3	_	14	Output Latch or Reg. Hold Time (Y _x)	0.0	_	0.0	_	ns
t h4	_	15	output Latch or Reg. Hold Time (I/O Clock)		_	3.0	_	ns
thce1	_	16	Global Clock Enable Hold Time (Y _x)	0.0	_	0.0	_	ns
thce2	_	17	Global Clock Enable Hold Time (I/O Clock)	2.5	_	3.0	_	ns
t hce3	_	18	I/O Clock Enable Hold Time (Y _x)	0.0	_	0.0	_	ns
t gco1 ²	Α	19	Output Latch or Reg. Clock (from Y _x) to Output Delay	_	7.0	-	9.0	ns
tgco2 ²	Α	20	Input Latch or Register Clock (from Y _x) to Output Delay	_	11.0	-	13.5	ns
t co1 ²	Α	21	Output Latch or Register Clock (from I/O pin) to Output Delay	_	9.0	-	11.5	ns
t co2 ²	Α	22	Input Latch or Register Clock (from I/O pin) to Output Delay	_	13.0	_	15.7	ns
t en ²	B	23	Input to Output Enable	_	8.5	_	10.5	ns
t dis ²	С	24	Input to Output Disable	_	8.5	-	10.5	ns
t toeen ²	В	25	Test OE Output E <mark>nab</mark> le	_	8.5	_	10.5	ns
t toedis ²	С	26	Test OE Output Disable	_	8.5	_	10.5	ns
t wh		27	Clock Pulse Duration, High	5.0	_	6.0	_	ns
twl	_	28	Clock Pulse Duration, Low	5.0	_	6.0	_	ns
trst	_	29	Register Reset Delay from RESET Low	_	18.0	_	22.0	ns
trw	-	30	Reset Pulse Width	14.0	_	18.0	_	ns
tsl	D	31	Output Delay Adder for Output Timings Using Slow Slew Rate	_	7.0	_	9.0	ns
t sk	Α	32	Output Skew (tgco1 Across Chip)	_	0.5	_	1.0	ns

^{1.} All timings measured with one output switching, fast output slew rate setting, except tsl.

^{2.} The delay parameters are measured with Vcc as I/O voltage reference. An additional 0.5ns delay is incurred when Vccio is used as I/O voltage reference.




External Timing Parameters (Continued)

ispGDX160VA timings are specified with a GRP load (fanout) of four I/O cells. The figure below shows the Δ GRP Delay with increased GRP loads. These deltas

apply to any signal path traversing the GRP (MUXA-D, OE, CLK/CLKEN, MUXsel0-1). Global Clock signals which do not use the GRP have no fanout delay adder.

ispGDX160VA Maximum A GRP Delay vs. I/O Cell Fanout





Internal Timing Parameters¹

-3 -5											
	l	propurrieu1		1		ī .					
PARAMETER	#	DESCRIPTION ¹	MIN.	MAX.	MIN.	МАХ.	UNITS				
Inputs		1	T .			0.0					
tio	32	Input Buffer Delay		0.4		0.9	ns				
GRP .	- 00	LODD D. I				1 4 4	I				
tgrp	33	GRP Delay		1.1	_	1.1	ns				
MUX	0.4	LIO O HALINA IDIO DE LE DEL		10		4 -					
t muxd	34	I/O Cell MUX A/B/C/D Data Delay		1.0	_	1.5	ns				
tmuxexp	35	I/O Cell MUX A/B/C/D Expander Delay		1.5		2.0	ns				
t _{muxs}	36	I/O Cell Data Select	_	1.0		1.5	ns				
tmuxsio	37	I/O Cell Data Select (I/O Clock)	_	1.5		3.0	ns				
t _{muxsg}	38	I/O Cell Data Select (Yx Clock)	_	1.5		2.0	ns				
tmuxselexp	39	I/O Cell MUX Data Select Expander Delay		1.5		2.0	ns				
Register											
tiolat	40	I/O Latch Delay	_	1.0	_	1.0	ns				
t _{iosu}	41	I/O Register Setup Time Before Clock	7	0.8	_	2.0	ns				
tioh	42	I/O Register Hold Time After Clock	_	1.7	_	1.5	ns				
tioco	43	I/O Register Clock to Output Delay		1.2	_	0.5	ns				
tior	44	I/O Reset to Output Delay	_	1.0	_	1.5	ns				
t _{cesu}	45	I/O Clock Enable Setup Time Before Clock	_	2.3	_	2.0	ns				
t _{ceh}	46	I/O Clock Enable Hold Time After Clock	_	0.2	_	0.5	ns				
Data Path											
t fdbk	47	I/O Regi <mark>ste</mark> r Feedback Delay	_	0.6	_	0.9	ns				
tiobp	48	I/O Register Bypass Delay	_	0.0	_	0.0	ns				
tioob	49	I/O Register Output Buffer Delay	_	0.0	_	0.0	ns				
t _{muxcg}	50	I/O Register A/B/C/D Data Input MUX Delay (Yx Clock)	_	1.5	_	2.0	ns				
t _{muxcio}	51	I/O Register A/B/C/D Data Input MUX Delay (I/O Clock)	_	1.5	_	3.0	ns				
t iodg	52	I/O Register I/O MUX Delay (Yx Clock)	_	3.5	_	4.0	ns				
tiodio	53	I/O Register I/O MUX Delay (I/O Clock)	_	3.5	_	5.0	ns				
Outputs							-				
tob	54	Output Buffer Delay	_	1.0	_	1.5	ns				
tobs	55	Output Buffer Delay (Slow Slew Option)		4.5		6.5	ns				
toeen	56	I/O Cell OE to Output Enable		3.5		4.0	ns				
toedis	57	I/O Cell OE to Output Disable		3.5		4.0	ns				
tgoe	58	GRP Output Enable and Disable Delay		0.0	_	0.0	ns				
t _{toe}	59	Test OE Enable and Disable Delay		2.5	_	2.0	ns				
Clocks											
tioclk	60	I/O Clock Delay	_	0.3	_	2.0	ns				
t gclk	61	Global Clock Delay	_	1.3		2.0	ns				
tgclkeng	62	Global Clock Enable (Yx Clock)	-	1.5	_	2.5	ns				
t gclkenio	63	Global Clock Enable (I/O Clock)	_	1.0	_	3.5	ns				
tioclkeng	64	I/O Clock Enable (Yx Clock)	_	0.5	_	2.5	ns				
Global Reset	•		•	•	•	•					
t _{gr}	65	Global Reset to I/O Register Latch	_	6.0	_	11.0	ns				
		1		l							

^{1.} Internal Timing Parameters are not tested and are for reference only.

^{2.} Refer to the Timing Model in this data sheet for further details.



Internal Timing Parameters¹

		Over Recommended Operating Conditions		_			<u> </u>
		1		1	-(
PARAMETER	#	DESCRIPTION ¹	MIN.	MAX.	MIN.	MAX.	UNITS
Inputs		T					ı
t _{io}	32	Input Buffer Delay		1.4		1.9	ns
GRP							1
t grp	33	GRP Delay		1.1	_	1.1	ns
MUX							
t muxd	34	I/O Cell MUX A/B/C/D Data Delay		2.0		2.5	ns
tmuxexp	35	I/O Cell MUX A/B/C/D Expander Delay		2.5		3.0	ns
t _{muxs}	36	I/O Cell Data Select	_	2.0	7	2.5	ns
t muxsio	37	I/O Cell Data Select (I/O Clock)	_	4.5		6.0	ns
t _{muxsg}	38	I/O Cell Data Select (Yx Clock)		2.5		3.0	ns
t muxselexp	39	I/O Cell MUX Data Select Expander Delay		2.5		3.0	ns
Register							
t iolat	40	I/O Latch Delay		1.0	_	1.0	ns
tiosu	41	I/O Register Setup Time Before Clock	1	3.2		4.4	ns
tioh	42	I/O Register Hold Time After Clock	_	2.3	_	2.6	ns
tioco	43	I/O Register Clock to Output Delay		0.5	_	0.5	ns
tior	44	I/O Reset to Output Delay		1.5	_	1.5	ns
tcesu	45	I/O Clock Enable Setup Time Before Clock	_	2.5	_	2.0	ns
t _{ceh}	46	I/O Clock Enable Hold Time After Clock	-	1.0		2.0	ns
Data Path							
t fdbk	47	I/O Regi <mark>ste</mark> r Feedback Delay	_	1.2	_	1.3	ns
tiobp	48	I/O Regi <mark>ster Bypass Delay</mark>	_	0.3	_	0.6	ns
tioob	49	I/O Register Output Buffer Delay	_	0.6	_	0.7	ns
t muxcg	50	I/O Register A/B/C/D Data Input MUX Delay (Yx Clock)	_	2.5	_	3.0	ns
t _{muxcio}	51	I/O Register A/B/C/D Data Input MUX Delay (I/O Clock)	_	4.5	_	6.0	ns
tiodg	52	I/O Register I/O MUX Delay (Yx Clock)	_	5.0	_	6.0	ns
tiodio	53	I/O Register I/O MUX Delay (I/O Clock)	_	7.0	_	9.0	ns
Outputs				•			
tob	54	Output Buffer Delay	_	2.2	_	2.9	ns
tobs	55	Output Buffer Delay (Slow Slew Option)		9.2	_	11.9	ns
toeen	56	I/O Cell OE to Output Enable	_	6.0	_	7.5	ns
toedis	57	I/O Cell OE to Output Disable		6.0	_	7.5	ns
tgoe	58	GRP Output Enable and Disable Delay		0.0	_	0.0	ns
t _{toe}	59	Test OE Enable and Disable Delay	-	2.5	_	3.0	ns
Clocks					•	•	
tioclk	60	I/O Clock Delay	_	3.2	_	4.4	ns
tgclk	61	Global Clock Delay	-	2.7	_	3.4	ns
t gclkeng	62	Global Clock Enable (Yx Clock)	-	3.7	_	5.4	ns
t gclkenio	63	Global Clock Enable (I/O Clock)	_	5.7	_	8.4	ns
tioclkeng	64	I/O Clock Enable (Yx Clock)	_	4.2	_	6.4	ns
Global Reset			1				
tgr	65	Global Reset to I/O Register Latch	Ι —	13.7	_	16.4	ns
		amatara ara not tootad and ara far reference only		L			L

^{1.} Internal Timing Parameters are not tested and are for reference only.

^{2.} Refer to the Timing Model in this data sheet for further details.



Absolute Maximum Ratings 1,2

Supply Voltage V_{cc} -0.5 to +5.4V

Input Voltage Applied -0.5 to +5.6V

Off-State Output Voltage Applied -0.5 to +5.6V

Storage Temperature -65 to 150°C

Case Temp. with Power Applied -55 to 125°C

Max. Junction Temp. (T_{-I}) with Power Applied ... 150°C

- 1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).
- 2. Compliance with the Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM is a requirement.

DC Recommended Operating Conditions

SYMBOL		PARAMETER		MIN.	MAX.	UNITS
Vcc	Cupply Valtage	Commercial	$T_A = 0$ °C to +70°C	3.0	3.6	V
	Supply Voltage	Industrial	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	3.0	3.6	V
V IL ¹	Input Low Voltage			-0.3	0.8	V
V IH ¹	Input High Voltage			2.0	5.25	V

^{1.} Typical 100mV of input hysteresis.

Table 2-0005/gdxv

Capacitance (T_A=25°C, f=1.0 MHz)

SYMBOL	PARAMETER		TYPICAL	UNITS	TEST CONDITIONS
C ₁	I/O Capacitance		8	pf	$V_{CC} = 3.3V, V_{I/O} = 2.0V$
C ₂	Dedicated Clock Capacitance		10	pf	$V_{CC} = 3.3V, V_{Y} = 2.0V$

Table 2 - 0006

Erase/Reprogram Specifications

			PARAM	ETER		MINIMUM	MAXIMUM	UNITS
E	rase/Re	progra	m Cycles			10,000	_	Cycles



Switching Test Conditions

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Time	≤ 1.5ns 10% to 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See figure at right

³⁻state levels are measured 0.5V from steady-state active level.

Device Test Output Point

* CL includes Test Fixture and Probe Capacitance.

Output Load Conditions

-	TEST CONDITION	R1	R2	CL
Α		153Ω	134Ω	35pF
В	Active High	∞	134Ω	35pF
	Active Low	153Ω	∞	35pF
С	Active High to Z at V _{OH} -0.5V	∞	134Ω	5pF
	Active Low to Z at V _{OL} +0.5V	153Ω	∞	5pF
D	Slow Slew	∞	∞	35pF

Table 2-0004A

DC Electrical Characteristics

SYMBOL	PARAMETER	CONDITION	MIN.	TYP.2	MAX.	UNITS
V OL	Output Low Voltage	I _{OL} =24 mA	_	_	0.55	V
V OH	Output High Voltage	I _{OH} =-12 mA	2.4	_	_	V
I⊩	Input or I/O Low Leakage Current	$0V \le V_{IN} \le V_{IL} (Max.)$	_	_	-10	μΑ
IIH	Input or I/O High Leakage Current	$V_{CC} \le V_{IN} \le 5.25V$	_	_	10	μΑ
IIL-PU	I/O Active Pull-Up Current	$0V \leq V_{IN} \leq V_{JL}$	_	_	-150	μΑ
I BHLS	Bus Hold Low Sustaining Current	$V_{IN} = V_{IL}(Max.)$	50	_	_	μΑ
Івннѕ	Bus Hold High Sustaining Current	V _{IN} = V _{IH} (Min.)	-50	_	_	μΑ
I BHLO	Bus Hold Low Overdrive Current	$0V \le V_{IN} \le V_{CC}$	_	_	550	μΑ
Івнно	Bus Hold High Overdrive Current	$0V \le V_{IN} \le V_{CC}$	_	_	-550	μΑ
Івнт	Bus Hold Trip Points		V _{IL}	_	V _{IH}	V
Ios1	Output Short Circuit Current	$V_{CC} = 3.3V, V_{OUT} = 0.5V, T_A = 25^{\circ}C$	_	_	-250	mA
ICCQ4	Quiescent Power Supply Current	$V_{IL} = 0.5V, V_{IH} = V_{CC}$	_	70	_	mA
Icc	Dynamic Power Supply Current per Input Switching	One input toggling @ 50% duty cycle, outputs open.	_	See Note 3	_	mA/MHz
ICONT ⁵	Maximum Continuous I/O Pin Sink Current Through Any GND Pin		-	_	96	mA

- 1. One output at a time for a maximum duration of one second. V_{OUT} = 0.5V was selected to avoid test problems by tester ground degradation. Characterized but not 100% tested. 2. Typical values are at $V_{\rm CC}=3.3 {\rm V}$ and $T_{\rm A}=25 {\rm ^{\circ}C}$. 3. $I_{\rm CC}$ / MHz = (0.01 x I/O cell fanout) + 0.04
- - e.g. An input driving four I/O cells at 40 MHz results in a dynamic I_{cc} of approximately ((0.01 x 4) + 0.04) x 40 = 3.2 mA.
- 4. For a typical application with 50% of I/O pins used as inputs, 50% used as outputs or bidirectionals.
- 5. This parameter limits the total current sinking of I/O pins surrounding the nearest GND pin.



External Timing Parameters

PARAMETER	TEST ¹	#	DESCRIPTION		5	_	7	UNITS
1 AIIAWE IEII	COND.	"	DESCRIPTION	MIN.	MAX.	MIN.	MAX.	UNITS
t pd	Α	1	Data Prop. Delay from Any I/O pin to Any I/O pin (4:1 MUX)	_	5.0	A	7.0	ns
t sel	Α	2	Data Prop. Delay from MUXsel Inputs to Any Output (4:1 MUX)	7	6.5		9.0	ns
f max (Tog.)	_	3	Clock Frequency, Max. Toggle	143	-	100	_	MHz
f max (Ext.)	_	4	Clock Frequency with External Feedback (1/1su3+tgco1)	110	-	80.0	_	MHz
t su1	_	5	Input Latch or Register Setup Time Before Y _x	4.0	_	5.5	_	ns
t su2	_	6	Input Latch or Register Setup Time Before I/O Clock	3.0	_	4.5	-	ns
t su3	_	7	Output Latch or Register Setup Time Before Y	4.0	-	5.5	-	ns
t su4	_	8	Output Latch or Register Setup Time Before I/O Clock	3.0	-	4.5	$\overline{\mathbf{A}}$	ns
t suce1	_	9	Global Clock Enable Setup Time Before Y	2.5	4	3.5	T	ns
tsuce2	_	10	Global Clock Enable Setup Time Before I/O Clock	1.5	-	2.5	_	ns
t suce3	_	11	I/O Clock Enable Setup Time Before Y _x	4.5	-	6.5	_	ns
t h1	_	12	Input Latch or Register Hold Time (Y _x)	0.0	7	0.0	_	ns
t h2	_	13	Input Latch or Register Hold Time (I/O Clock)	1.5	7-	2.5	_	ns
t h3	_	14	Output Latch or Register Hold Time (Yx)	0.0	_	0.0	_	ns
t h4	_	15	Output Latch or Register Hold Time (I/O Clock)	1.5	_	2.5	_	ns
t hce1	_	16	Global Clock Enable Hold Time (Y _x)	0.0	_	0.0	_	ns
t hce2	_	17	Global Clock Enable Hold Time (I/O Clock)	1.5	_	2.5	_	ns
t hce3	_	18	I/O Clock Enable Hold Time (Y _x)	0.0	_	0.0	_	ns
t gco1	Α	19	Output Latch or Register Clock (from Yx) to Output Delay	_	5.0	_	7.0	ns
t gco2	Α	20	Input Latch or Register Clock (from Y _x) to Output Delay	_	8.5	_	11.0	ns
tco1	A	21	Output Latch or Register Clock (from I/O pin) to Output Delay	_	6.0	_	9.0	ns
tco2	Α	22	Input Latch or Register Clock (from I/O pin) to Output Delay	_	9.5	_	13.0	ns
t en	В	23	Input to Output Enable	_	6.0	_	8.5	ns
t dis	C	24	Input to Output Disable	_	6.0	_	8.5	ns
t toeen	В	25	Test OE Output Enable	_	9.0	_	12.0	ns
t toedis	C	26	Test OE Output Disable	_	9.0	_	12.0	ns
t wh	-	27	Clock Pulse Duration, High	3.5	_	5.0	_	ns
twl	ı	28	Clock Pulse Duration, Low	3.5	_	5.0	_	ns
t rst	_	29	Register Reset Delay from RESET Low	_	14.0	_	18.0	ns
t rw	43	30	Reset Pulse Width	10.0	_	14.0	_	ns
t sl	D	31	Output Delay Adder for Output Timings Using Slow Slew Rate	_	8.0	_	12.0	ns
t sk	Α	32	Output Skew (tgco1 Across Chip)	_	0.5	_	0.5	ns


^{1.} All timings measured with one output switching, fast output slew rate setting, except tsl.



External Timing Parameters (Continued)

ispGDX160V timings are specified with a GRP load (fanout) of four I/O cells. The figure below shows the Δ GRP Delay with increased GRP loads. These deltas

apply to any signal path traversing the GRP (MUXA-D, OE, CLK/CLKEN, MUXsel0-1). Global Clock signals which do not use the GRP have no fanout delay adder.





Internal Timing Parameters¹

			-5		-7		
PARAMETER	#	DESCRIPTION ¹	MIN.	MAX.	MIN.	MAX.	UNITS
Inputs			1				<u>.</u>
tio	32	Input Buffer Delay		0.9		1.4	ns
GRP							
tgrp	33	GRP Delay		1.1	—	1.1	ns
MUX	ļ.				1	-	
t _{muxd}	34	I/O Cell MUX A/B/C/D Data Delay		1.5	_	2.0	ns
t _{muxexp}	35	I/O Cell MUX A/B/C/D Expander Delay		2.0	-4	2.5	ns
t _{muxs}	36	I/O Cell Data Select	7-	3.0		4.0	ns
t _{muxsio}	37	I/O Cell Data Select (I/O Clk)	_	4.5		6.5	ns
t _{muxsg}	38	I/O Cell Data Select (Yx Clk)	<u> </u>	3.5		4.5	ns
tmuxselexp	39	I/O Cell MUX Data Select Expander Delay		3.5		4.5	ns
Register							
tiolat	40	I/O Latch Delay	_	1.0	_	1.0	ns
tiosu	41	I/O Register Setup Time Before Clock		2.0	_	3.2	ns
tioh	42	I/O Register Hold Time After Clock	-	1.5	_	2.3	ns
tioco	43	I/O Register Clock to Output Delay	_	0.5	_	0.5	ns
tior	44	I/O Reset to Output Delay	_	1.5	_	1.5	ns
tcesu	45	I/O Clock Enable Setup Time Before Clock	_	2.0	_	2.5	ns
tceh	46	I/O Clock Enable Hold Time After Clock	_	0.5	_	1.0	ns
Data Path							
t fdbk	47	I/O Register Feedback Delay	Ι	0.9	_	1.2	ns
tiobp	48	I/O Register Bypass Delay	—	0.0	_	0.3	ns
tioob	49	J/O Register Output Buffer Delay	—	0.0	_	0.6	ns
tmuxcg	50	I/O Register A/B/C/D Data Input MUX Delay (Yx Clk)	—	2.0	_	2.5	ns
tmuxcio	51	I/O Register A/B/C/D Data Input MUX Delay (I/O Clk)	<u> </u>	3.0	_	4.5	ns
tiodg	52	I/O Register I/O MUX Delay (Yx Clk)	<u> </u>	4.0	_	5.0	ns
tiodio	53	I/O Register I/O MUX Delay (I/O Clk)	<u> </u>	5.0	_	7.0	ns
Outputs							
tob	54	Output Buffer Delay	—	1.5	_	2.2	ns
tobs	55	Output Buffer Delay (Slow Slew Option)	_	9.5	_	14.2	ns
toeen	56	I/O Cell OE to Output Enable	_	4.0	_	6.0	ns
toedis	57	I/O Cell OE to Output Disable	_	4.0	_	6.0	ns
tgoe	58	GRP Output Enable and Disable Delay	_	0.0	_	0.0	ns
t _{toe}	59	Test OE Enable and Disable Delay	_	5.0	_	6.0	ns
Clocks							
tioclk	60	I/O Clock Delay	_	2.0	_	3.2	ns
tgclk	61	Global Clock Delay	_	2.0	_	2.7	ns
tgclkeng	62	Global Clock Enable (Yx Clk)	_	2.5	_	3.7	ns
tgclkenio	63	Global Clock Enable (I/O Clk)	_	3.5	_	5.7	ns
tioclkeng	64	I/O Clock Enable (Yx Clk)	_	2.5	_	4.2	ns
Global Reset			l			1	1
t _{gr}	65	Global Reset to I/O Register Latch	Ι	11.0	Ι_	13.7	ns
		ameters are not tested and are for reference only		<u> </u>	L	<u> </u>	-

^{1.} Internal Timing Parameters are not tested and are for reference only.

^{2.} Refer to the Timing Model in this data sheet for further details.



Switching Waveforms DATA MUXSEL (I/O INPUT) **VALID INPUT** VALID INPUT (I/O INPUT) **←t**su **→**←th - **t**sel **dt**gco → VALID INPUT DATA (I/O INPUT) CLK **←t**pd→ COMBINATORIAL REGISTERED I/O OUTPUT I/O OUTPUT **Combinatorial Output** (external fdbk) -tsuce → -tceh → OE (I/O INPUT) CLKEN **∢- t**dis → **← t**en **→** Registered Output COMBINATORIAL I/O OUTPUT I/O Output Enable/Disable RESET REGISTERED CLK (I/O INPUT) I/O OUTPUT **Clock Width** Reset ispGDXV Timing Mode tgoe #58 tmuxd #34 tmuxs #36 tmuxio #37 tmuxg #38 MUX Expander Output tmuxcg #50 tmuxexp #35 MUX Expander Input tmuxcio #51 TOE ttoe #59 tiobp #48 В D tioob #49 I/O Pin CLKEN MUX1 GRP tob #54 >CLK tobs #55 tiolat #40 tiosu #41 tioh #42 toeen #56 tgrp #33 toedis #57 tioco #43 tior #44 tcesu #45 tiod #52, #53 RESET tceh #46 tgr #65 tfdbk #47 tio #32 CLKEN tioclkeg #64 tioclk #60 Y0,1,2,3 0902/gdx160v/va tgclk #61 Y0,1,2,3, Enable tgclkeng #62

tgclkenio #63



ispLEVER Development System

The ispLEVER Development System supports ispGDX design using a VHDL or Verilog language syntax. From creation to in-system programming, the ispLEVER system is an easy-to-use, self-contained design tool.

Features

- · VHDL and Verilog Synthesis Support Available
- · ispGDX Design Compiler
 - Design Rule Checker
 - I/O Connectivity Checker
 - Automatic Compiler Function
- Industry Standard JEDEC File for Programming
- Min/Max Timing Report
- · Interfaces To Popular Timing Simulators
- · User Electronic Signature (UES) Support
- Detailed Log and Report Files For Easy Design Debug
- · On-line Help
- Windows[®] XP, Windows 2000, Windows 98 and Windows NT[®] Compatible
- Solaris[®] and HP-UX Versions Available

In-System Programmability

All necessary programming of the ispGDXV/VA is done via four TTL level logic interface signals. These four

Figure 9. ispJTAG Device Programming Interface

DO ispJTAG **Programming TMS** Interface TCK **EPEN** ispGDX ispGDX ispGDX ispLSI **ispMACH** 160V/VA 160V/VA 160V/VA Device Device Device Device Device

signals are fed into the on-chip programming circuitry where a state machine controls the programming.

On-chip programming can be accomplished using an IEEE 1149.1 boundary scan protocol. The IEEE 1149.1-compliant interface signals are Test Data In (TDI), Test Data Out (TDO), Test Clock (TCK) and Test Mode Select (TMS) control. The EPEN pin is also used to enable or disable the JTAG port.

The embedded controller port enable pin (EPEN) is used to enable the JTAG tap controller and in that regard has similar functionality to a TRST pin. When the pin is driven high, the JTAG TAP controller is enabled. This is also true when the pin is left unconnected, in which case the pin is pulled high by the permanent internal pullup. This allows ISP programming and BSCAN testing to take place as specified by the Instruction Table.

When the pin is driven low, the JTAG TAP controller is driven to a reset state asynchronously. It stays there while the pin is held low. After pulling the pin high the JTAG controller becomes active. The intent of this feature is to allow the JTAG interface to be directly controlled by the data bus of an embedded controller (hence the name Embedded Port Enable). The EPEN signal is used as a "device select" to prevent spurious programming and/or testing from occuring due to random bit patterns on the data bus. Figure 9 illustrates the block diagram for the ispJTAG™ interface.



Boundary Scan

The ispGDXV/VA devices provide IEEE1149.1a test capability and ISP programming through a standard Boundary Scan Test Access Port (TAP) interface.

The boundary scan circuitry on the ispGDXV/VA Family operates independently of the programmed pattern. This

allows customers using boundary scan test to have full test capability with only a single BSDL file.

The ispGDXV/VA devices are identified by the 32-bit JTAG IDCODE register. The device ID assignments are listed in Table 4.

Figure 10. Boundary Scan Register Circuit for I/O Pins




Table 3. I/O Shift Register Order

DEVICE	I/O SHIFT REGISTER ORDER			
ispGDX160V/VA	E, Y2, Y3, RESET, Y1, Y0, I/O B20 B39, I/O C0 C39, I/O D0 D19, I/O B19 B0, . A0, I/O D39 D20, TDO			

I/O Shift Reg Order/ispGDXVA

Table 4. ispGDX160V/VA Device ID Codes

DEVICE	32-BIT BOUNDARY SCAN ID CODE
ispGDX160V	0000, 0000, 0011, 0101, 0011, 0000, 0100, 0011
ispGDX160VA	0001, 0000, 0011, 0101, 0011, 0000, 0100, 0011

ID Code/GDX160V/VA

Boundary Scan (Continued)

The ispJTAG programming is accomplished by executing Lattice private instructions under the Boundary Scan State Machine.

Details of the programming sequence are transparent to the user and are handled by Lattice ISP Daisy Chain Downlowad (ispDCD™), ispCODE 'C' routines or any third-party programmers. Contact Lattice Technical Support to obtain more detailed programming information.

Figure 11. Boundary Scan Register Circuit for Input-Only Pins




Figure 12. Boundary Scan State Machine

