

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: [info@chipsmall.com](mailto:info@chipsmall.com) Web: [www.chipsmall.com](http://www.chipsmall.com)

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

# JF2 Hardware User Guide

1w0300985 Rev.4 – 2013-04-09



## APPLICABILITY TABLE

PRODUCT
JF2



*SPECIFICATIONS SUBJECT TO CHANGE WITHOUT NOTICE*

**Notice**

While reasonable efforts have been made to assure the accuracy of this document, Telit assumes no liability resulting from any inaccuracies or omissions in this document, or from use of the information obtained herein. The information in this document has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies or omissions. Telit reserves the right to make changes to any products described herein and reserves the right to revise this document and to make changes from time to time in content hereof with no obligation to notify any person of revisions or changes. Telit does not assume any liability arising out of the application or use of any product, software, or circuit described herein; neither does it convey license under its patent rights or the rights of others.

It is possible that this publication may contain references to, or information about Telit products (machines and programs), programming, or services that are not announced in your country. Such references or information must not be construed to mean that Telit intends to announce such Telit products, programming, or services in your country.

**Copyrights**

This instruction manual and the Telit products described in this instruction manual may be, include or describe copyrighted Telit material, such as computer programs stored in semiconductor memories or other media. Laws in the Italy and other countries preserve for Telit and its licensors certain exclusive rights for copyrighted material, including the exclusive right to copy, reproduce in any form, distribute and make derivative works of the copyrighted material. Accordingly, any copyrighted material of Telit and its licensors contained herein or in the Telit products described in this instruction manual may not be copied, reproduced, distributed, merged or modified in any manner without the express written permission of Telit. Furthermore, the purchase of Telit products shall not be deemed to grant either directly or by implication, estoppel, or otherwise, any license under the copyrights, patents or patent applications of Telit, as arises by operation of law in the sale of a product.

**Computer Software Copyrights**

The Telit and 3rd Party supplied Software (SW) products described in this instruction manual may include copyrighted Telit and other 3rd Party supplied computer programs stored in semiconductor memories or other media. Laws in the Italy and other countries preserve for Telit and other 3rd Party supplied SW certain exclusive rights for copyrighted computer programs, including the exclusive right to copy or reproduce in any form the copyrighted computer program. Accordingly, any copyrighted Telit or other 3rd Party supplied SW computer programs contained in the Telit products described in this instruction manual may not be copied (reverse engineered) or reproduced in any manner without the express written permission of Telit or the 3rd Party SW supplier. Furthermore, the purchase of Telit products shall not be deemed to grant either directly or by implication, estoppel, or otherwise, any license under the copyrights, patents or patent applications of Telit or other 3rd Party supplied SW, except for the normal non-exclusive, royalty free license to use that arises by operation of law in the sale of a product.





## Contents

<b>1. Introduction .....</b>	<b>8</b>
1.1. Scope.....	8
1.2. Audience.....	8
1.3. Contact Information, Support .....	8
1.4. Document Organization .....	9
1.5. Text Conventions .....	9
1.6. Related Documents.....	9
<b>2. Powering the JF2 .....</b>	<b>10</b>
2.1. 1.8V Supply Voltage .....	10
2.1.1. Capacitance .....	10
2.2. Implementing Pseudo Battery Back-up .....	10
2.3. Understanding ON-OFF and SYSTEM-ON.....	11
2.3.1. Auto-ON Configuration (GPIO8 Control).....	11
2.4. Reset Design Details .....	13
<b>3. Example Implementations .....</b>	<b>14</b>
3.1. Normal Operation Startup and Shutdown .....	14
3.2. Self-Start Operation .....	14
<b>4. Updating the Firmware: Flash Module (ONLY).....</b>	<b>15</b>
<b>5. Updating Patch Code: EEPROM and ROM modules with Host Memory.....</b>	<b>16</b>
<b>6. ROM2.2 Features .....</b>	<b>17</b>
6.1. SPI Flash Support .....	17
6.1.1. Hardware Interface .....	17
6.1.2. Supported SPI Flash Chips.....	17
<b>7. Main Serial Interface.....</b>	<b>18</b>
7.1. UART Mode .....	19
7.2. I2C Mode .....	19
7.3. SPI Mode.....	20



- 8. MEMS Sensor/EEPROM Interface..... 21**
- 9. RF Front End Design ..... 22**
  - 9.1. RF Signal Requirements ..... 22
  - 9.2. GPS Antenna Polarization ..... 24
  - 9.3. GPS Antenna Gain..... 24
  - 9.4. System Noise Floor ..... 25
  - 9.5. Active versus Passive Antenna..... 25
  - 9.6. RF Trace Losses ..... 25
  - 9.7. Implications of the Pre-select SAW Filter ..... 26
  - 9.8. External LNA Gain and Noise Figure ..... 26
  - 9.9. Powering the External LNA (active antenna)..... 27
  - 9.10. RF Interference ..... 28
  - 9.11. Shielding..... 28
- 10. Reference Design..... 29**
  - 10.1. Flash, EEPROM, ROM2.0 Reference Design..... 29
    - 10.1.1. RF..... 29
    - 10.1.2. Serial Interface ..... 30
    - 10.1.3. Power Control ..... 30
  - 10.2. ROM2.2 9600bps..... 31
- 11. Firmware Configuration ..... 32**
  - 11.1. Internal LNA..... 32
  - 11.2. Low Power Modes ..... 32
    - 11.2.1. Full Power..... 32
    - 11.2.2. TricklePower™ ..... 32
    - 11.2.3. Push-To-Fix ..... 33
    - 11.2.4. Micro Power Mode (MPM)..... 33
  - 11.3. Host Serial Interface ..... 33
    - 11.3.1. NMEA Protocol Considerations ..... 33
    - 11.3.2. OSP Considerations ..... 33
  - 11.4. MEMS Configuration ..... 34
  - 11.5. Motion Dynamics..... 34



11.5.1.	Static Navigation .....	34
11.5.2.	Velocity Dead-Reckoning .....	34
11.5.3.	MEMS Static Detection .....	35
11.5.4.	MEMS Wake-up .....	35
11.6.	Advanced Features.....	35
11.6.1.	CW Jamming Detection .....	35
11.6.2.	SBAS .....	35
11.6.3.	2-D Acquisition .....	36
11.6.4.	MEMS Compass Heading.....	36
<b>12.</b>	<b>Handling and soldering .....</b>	<b>37</b>
12.1.	Moisture Sensitivity.....	37
12.2.	ESD .....	38
12.3.	Reflow.....	38
12.4.	Assembly Issues .....	38
<b>13.</b>	<b>PCB Layout Details .....</b>	<b>39</b>
<b>14.</b>	<b>Document History .....</b>	<b>40</b>





## 1. Introduction

### 1.1. Scope

The JF2 is an 11mm by 11mm integrated GPS receiver module using SiRFstar IV technology. This document expands upon the data sheet(s) to highlight particular areas to allow the hardware engineer to achieve a successful design implementation.

### 1.2. Audience

This document is intended for helping customer in the integration of the Telit SE868 GPS module.

### 1.3. Contact Information, Support

For general contact, technical support, to report documentation errors and to order manuals, contact Telit Technical Support Center (TTSC) at:

[TS-EMEA@telit.com](mailto:TS-EMEA@telit.com)  
[TS-NORTHAMERICA@telit.com](mailto:TS-NORTHAMERICA@telit.com)  
[TS-LATINAMERICA@telit.com](mailto:TS-LATINAMERICA@telit.com)  
[TS-APAC@telit.com](mailto:TS-APAC@telit.com)

Alternatively, use:

<http://www.telit.com/en/products/technical-support-center/contact.php>

For detailed information about where you can buy the Telit modules or for recommendations on accessories and components visit:

<http://www.telit.com>

To register for product news and announcements or for product questions contact Telit Technical Support Center (TTSC).

Our aim is to make this guide as helpful as possible. Keep us informed of your comments and suggestions for improvements.

Telit appreciates feedback from the users of our information.





## 2. Powering the JF2

### 2.1. 1.8V Supply Voltage

Unlike older GPS receiver modules, the JF2 requires a single always on supply voltage of 1.8 volts. Rather than having a “split” power supply design of main and backup, the JF2 manages all of its power modes internally. The JF2 will normally power up into the lowest power “hibernate” state upon initial application of power. Upon pulsing the ON-OFF signal, the JF2 will transition to the “operate” state. Pulsing the ON-OFF signal a second time will transition the JF2 back into the “hibernate” state.

The current power state of the JF2 can be determined by monitoring the “SYSTEM-ON” signal. A logic low indicates the module is in “hibernate”, whereas logic high indicates the module is in “operate” state.

If the 1.8 volt DC supply is removed from the JF2 (regardless of power state) it will lose current RTC time and will lose the contents of the internal SRAM. To prevent improper startup, once power is removed, keep the power removed for approximately 10 seconds so the internal SRAM contents can clear reliably.

The JF2 monitors the 1.8 volt supply and issues an internal hardware reset if the supply drops below 1.7 volts. This reset protects the memory from accidental writes during a power down condition. However, the reset also clears the RTC time and forces the JF2 into a hibernate state.

To prevent this, the 1.8 volt supply must be regulated to be within  $\pm 50$  mV of nominal voltage inclusive of load regulation and power supply noise and ripple. Noise and ripple outside of these limits can affect GPS sensitivity and also risk tripping the internal voltage supervisors, thereby shutting down the JF2 unexpectedly. Regulators with very good load regulation are strongly recommended along with adequate power supply filtering to prevent power supply glitches as the JF2 transitions between power states.

The power supply voltage, noise and ripple must be between 1.75V and 1.85V for all frequencies up to 3MHz. Above 3MHz, the noise and ripple component must not exceed  $\pm 16$ mV. To help meet these requirements, a separate LDO for the JF2 is suggested.

#### 2.1.1. Capacitance


Aluminum electrolytic capacitors are not recommended at the input to the JF2 due to their high ESR. Tantalum capacitors are recommended with a minimum value of 10uF in parallel with a 0.1uF ceramic capacitor. Ceramic capacitors alone can be used, but make sure the LDO is stable with such capacitors tied to the output.

### 2.2. Implementing Pseudo Battery Back-up

As mentioned above, the JF2 cannot tolerate removal of the 1.8 volt supply without losing RTC time and SRAM data. The main supply voltage can be switched to a backup supply external to the JF2 provided the receiver is allowed time to enter the hibernate state. This can be accomplished by monitoring the status of the SYSTEM-ON line, which will be low whenever the JF2 is in the hibernate state. At this point, the main supply can be safely switched over to the backup supply provided the 1.8 volt supply stays within specification. Similarly, the switch back to the main supply must occur prior to placing the JF2 into full power mode.







**Figure 1 – Initial Application of Main Power**

Timed Parameter	Prior Event/State	Symbol	Min	Typ	Max	Unit
RTC startup time	First power applied	$\square T_1$	0	299	1000	ms
FSM Ready pulse	RTC running	$\square T_2$		10		$T_{RTC}$
Min ON-OFF high		$\square T_{HIGH}$	3			$T_{RTC}$

$T_{RTC}$  is equivalent to one RTC (32.678KHz) clock cycle.

**Table 1 – Power State Timing**

The host system can determine if the J-F2 is “ready” as follows

- A short pulse on SYSTEM\_ON output line indicates to a host that the J-F2 is ready and armed to accept an ON\_OFF pulse.
- The host can wait a fixed duration. Wait at minimum 5 seconds before sending an ON\_OFF pulse. Note that Telit recommends monitoring SYSTEM\_ON.
- The host can issue ON\_OFF pulses repeatedly every 100ms and monitor for JF-2 SYSTEM\_ON output to go HIGH. Note that issuing an ON\_OFF pulse once the system is running may cause the firmware to initiate the shutdown process
- The host can issue ON\_OFF repeatedly every one second and wait for serial messages to be output within the one second. Note that issuing an ON\_OFF pulse once the system is running may cause the firmware to initiate the shutdown process



## 2.4. Reset Design Details

The JF2 NRESET pin is normally connected to a 0.33uF ceramic capacitor. The JF2 will generate an internal reset as appropriate. No external reset signal needs to be applied to the JF2.

If an external reset is desired, the signal must be either open collector or open drain without any form of pullup. Do not pull this line high with either a pullup or a driven logic one. When this line is pulled low, the JF2 will immediately drop into hibernate mode with some loss of data.

When the external reset is released, the JF2 will go through its normal power up sequence provided the VCC\_IN supply is within specifications.













## 7. Main Serial Interface

The JF2 has the capability to operate in serial UART mode, SPI mode or I2C mode depending upon how the JF2 GPIO6 and GPIO7 pins are strapped at power up. Either leave the pin floating, apply a 10K resistor to +1.8V (PU) or apply a 10K resistor to GND (PD). Reference the JF2 SPI\_UART\_I2C Application Note for additional details on Serial Interface configuration and operation.

Mode	GPIO6 (internal pull-down)	GPIO7 (internal pull-up)
UART	PU	Leave floating or PU
I2C	Leave floating or PD	PD
SPI	Leave floating	Leave floating

**Table 3 – Interface Operating Modes**





### 7.3. SPI Mode

If both the GPIO6 and GPIO7 pins are left floating, the JF2 will power up in slave SPI mode, supporting both SPI and Microwire formats. In this mode, the four pins are defined below:

Signal Name	SPI Function
GPIO7	SPI Chip Select (CS#)
GPIO6	SPI Clock (CLK)
RXA	SPI Data In (MOSI)
TXA	SPI Data Out (MISO)

**Table 5 – SPI Mode Pin Assignments**

---

**NOTE:**

Data rates of 6.8 MHz are achievable.

---



## 8. MEMS Sensor/ EEPROM Interface

The DR I2C port is used for connecting to MEMS sensors, such as accelerometer or magnetometer. Pullup resistors of approximately 2.2Kohm to 1.8 volts are required on the DR I2C CLK and DR I2C IO lines for proper operation.

Only an approved accelerometer (KIONIX part number KXTF9-4100, 3 x 3mm LGA 1.8V 3 axis accelerometer and FREESCALE part number MMA8450Q) can be used. The interrupt output of the accelerometer must be connected to GPIO4 of the JF2.

Data for the approved magnetic sensor (Aichi Steel part number AIM304, 3.5 x 4.0mm 3V 3 axis magnetometer) is output in OSP message 72.



## 9. RF Front End Design

The JF2 contains an integrated LNA and pre-select SAW filter. This allows the JF2 to work well with a passive GPS antenna. If the antenna cannot be located near the JF2, then an active antenna (that is, an antenna with a low noise amplifier built in) can be used. The following items will be discussed in turn to assist in designing the “RF front end”.

1. RF signal requirements
2. GPS antenna polarization
3. GPS antenna gain
4. System noise floor
5. Active versus passive antenna
6. RF trace losses
7. Implications of the pre-select SAW filter
8. External LNA gain and Noise Figure
9. Powering the external LNA (active antenna)
10. RF interference
11. Shielding

### 9.1. RF Signal Requirements

The JF2 can achieve Cold Start acquisition with a signal level of -147 dBm at its input. This means the JF2 can find the necessary satellites, download the necessary ephemeris data and compute the location within a 5 minute period. In the GPS signal acquisition process, downloading and decoding the data is the most difficult task, which is why Cold Start acquisition requires a higher signal level than navigation or tracking signal levels. For the purposes of this discussion, autonomous operation is assumed, which makes the Cold Start acquisition level the important design constraint. If assistance data in the form of time or ephemeris aiding is available, then even lower signal levels can be used to compute a navigation solution.

The GPS signal is defined by IS-GPS-200E. This document states that the signal level received by a linearly polarized antenna having 3 dBi gain will be a minimum of -130 dBm when the antenna is in the worst orientation and the satellite is 5 degrees or more above the horizon.

In actual practice, the GPS satellites are outputting slightly more power than specified by IS-GPS-200E, and the signal level typically goes higher as the satellites have higher elevation angles.

The JF2 will display a reported C/No of 40 dB-Hz for a signal level of -130 dBm into the RF input.



Each GPS satellite presents its own signal to the JF2, and best performance is obtained when the signal levels are between -125 dBm and -117 dBm. These received signal levels are determined by

- GPS satellite transmit power
- GPS satellite elevation and azimuth
- Free space path loss
- Extraneous path loss such as rain
- Partial or total path blockage such as foliage or building
- Multipath caused by signal reflection
- GPS antenna
- Signal path after the GPS antenna

The first three items in the list above are specified in IS-GPS-200E, readily available multiple sources online. IS-GPS-200E specifies a signal level minimum of -130 dBm will be presented to the receiver when using a linearly polarized antenna with 3 dBi gain.

The GPS signal is relatively immune to rainfall attenuation and does not really need to be considered.

However, the GPS signal is heavily influence by attenuation due to foliage, such as tree canopies, etc. as well as outright blockage caused by building, terrain or other items in the line of sight to the specific GPS satellite. This variable attenuation is highly dependent upon GPS satellite location. If enough satellites are blocked, say at a lower elevation, or all in a general direction, the geometry of the remaining satellites will result is a lower accuracy of position. The JF2 reports this geometry in the form of PDOP, HDOP and VDOP.

For example, in a vehicular application, the GPS antenna may be placed embedded into the dashboard or rear package tray of an automobile. The metal roof of the vehicle will cause significant blockage, plus any thermal coating applied to the vehicle glass can attenuate the GPS signal by as much as 15 dB. Again, both of these factors will affect the performance of the receiver.

Multipath is a phenomena where the signal from a particular satellite is reflected and is received by the GPS antenna in addition to or in place of the original line of sight signal. The multipath signal has a path length that is longer than the original line of sight path and can either attenuate the original signal, or if received in place of the original signal add additional error is determining a solution because the distance to the particular GPS satellite is actually longer than expected. It is this phenomena that makes GPS navigation in urban canyons (narrow roads surround by high rise buildings) so challenging. In general, the reflecting of the GPS signal causes the polarization to reverse. The implications of this are covered in the next section.







## 9.4. System Noise Floor

As mentioned earlier, the JF2 will display a reported C/No of 40 dB-Hz for an input signal level of -130 dBm. The C/No number means the carrier (or signal) is 40 dB greater than the noise floor measured in a one Hz bandwidth. This is a standard method of measuring GPS receiver performance.

Thermal noise is -174 dBm/Hz at around room temperature. From this we can compute a system noise figure of 4 dB for the JF2. This noise figure consists of the loss of the pre-select SAW filter, the noise figure of the LNA as well as implementation losses within the digital signal processing unit.

If a good quality external LNA is used with the JF2, then the noise figure of that LNA (typically better than 1dB) could reduce the overall system noise figure of the JF2 from 4 dB to around 2 dB. Some of the factors in the system noise figure are implementation losses due to quantization and other factors and don't scale with improved front end noise figure.

## 9.5. Active versus Passive Antenna

If the GPS antenna is placed near the JF2 and the RF traces losses are not excessive (nominally 1 dB), then a passive antenna can be used. This would normally be the lowest cost option and most of the time the simplest to use. However, if the antenna needs to be located away from the JF2 then an active antenna may be required to obtain the best system performance. The active antenna has its own built in low noise amplifier to overcome RF trace or cable losses after the active antenna.

However, an active antenna has a low noise amplifier (LNA) with associated gain and noise figure. In addition, many active antenna have either a pre-select filter, a post-select filter or both.

## 9.6. RF Trace Losses

RF Trace losses are difficult to estimate on a PCB without having the appropriate tables or RF simulation software to estimate what the losses would be. A good rule of thumb would be to keep the RF traces as short as possible, make sure they are 50 ohms impedance and don't contain any sharp bends.

