

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









JFC050C, JFC075C, JFC100C Power Modules: dc-dc Converters; 18 to 36 Vdc Input; 15 Vdc Output; 50 W to 100 W



The JFC-Series Power Modules use advanced, surfacemount technology and deliver high-quality, efficient, compact dc-dc conversion.

Applications

- Redundant and/or distributed power architectures
- n Workstations
- n Computer equipment
- n Communications equipment

Options

- n Heat sinks available for extended operation
- Choice of primary remote on/off logic configurations
- Delayed current-limit shutdown

Description

The JFC-Series Power Modules are dc-dc converters that operate over an input voltage range of 18 Vdc to 36 Vdc and provide a precisely regulated dc output. The output is fully isolated from the input, allowing versatile polarity configurations and grounding connections. The modules have maximum power ratings from 50 W to 100 W at typical full-load efficiencies of 85%.

The sealed modules have metal baseplates for excellent thermal performance. Threaded-through holes are provided for easy mounting or adding a heat sink for high-temperature applications. Listed above are the enhanced features for convenience and flexibility in redundant and/or distributed power applications.

Features

- Small size: 61.0 mm x 57.9 mm x 12.7 mm(2.40 in. x 2.28 in. x 0.50 in.)
- _n High power density
- _n High efficiency: 85% typical
- n Low output noise
- n Constant frequency
- n Metal baseplate
- _n 2:1 input voltage range
- n Anti-rollback circuit
- n Overcurrent protection
- n Primary and secondary remote on/off
- n Remote sense
- Output voltage set-point adjustment
- n Output overvoltage protection
- n Synchronization
- n Forced load sharing (parallelable)
- n Output current monitor
- n Current-limit set-point adjustment
- n Overtemperature protection
- n Power good signal
- Thermal warning signal
- n Adjustable output voltage
- n Case ground pin
- _n /SO* 9001 Certified manufacturing facilities
- UL[†]1950 Recognized, CSA[‡] C22.2 No. 950-95
 Certified, and VDE 0805 (EN60950, IEC950)
 Licensed

^{*} ISO is a registered trademark of the International Organization of Standardization.

[†] *UL* is a registered trademark of Underwriters Laboratories, Inc.

[‡] CSA is a registered trademark of Canadian Standards Assn.

Absolute Maximum Ratings

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only. Functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect device reliability.

Parameter	Symbol	Min	Max	Unit
Input Voltage (continuous)	Vı	_	50	V
I/O Isolation Voltage (for 1 minute)	_	_	1500	Vdc
Operating Case Temperature (See Thermal Considerations section.)	Тс	-40	100	°C
Storage Temperature	Tstg	– 55	125	°C

Electrical Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions.

Table 1. Input Specifications

Parameter	Symbol	Min	Тур	Max	Unit
Operating Input Voltage	Vı	18	28	36	Vdc
Maximum Input Current					
$(V_1 = 0 \ V \ to \ 75 \ V; \ I_0 = I_{0, max})$:					
JFC050C	II, max	—	_	4.55	Α
JFC075C	II, max	—	_	6.76	Α
JFC100C (See Figure 1.)	II, max	_	_	9.10	Α
Inrush Transient	i ² t	_	_	2.0	A ² s
Input Reflected-ripple Current, Peak-to-peak	lı	_	10	_	mAp-p
(5 Hz to 20 MHz, 12 μH source impedance;					
see Figure 8.)					
Input Ripple Rejection (120 Hz)	_	_	60	_	dB

Fusing Considerations

CAUTION: This power module is not internally fused. An input line fuse must always be used.

This encapsulated power module can be used in a wide variety of applications, ranging from simple stand-alone operation to an integrated part of a sophisticated power architecture. To preserve maximum flexibility, internal fusing is not included; however, to achieve maximum safety and system protection, always use an input line fuse. The safety agencies require a normal-blow fuse with a maximum rating of 20 A (see Safety Considerations section). Based on the information provided in this data sheet on inrush energy and maximum dc input current, the same type of fuse with a lower rating can be used. Refer to the fuse manufacturer's data for further information.

Electrical Specifications (continued)

Table 2. Output Specifications

Output Voltage Set Point (Vi = 28 V; Io = Io, max; Tc = 25 °C)	Parameter	Device	Symbol	Min	Тур	Max	Unit
Output Voltage (Over all static operating input voltage, resistive load, and temperature conditions until end of life; see Figure 10.) All Vo 14.55 — 15.45 Vdc Output Regulation: Line (Vi = 18 V to 36 V) Load (lo = lo, min to lo, max) Temperature (Tc = -40 °C to +100 °C) All — — 0.01 0.1 %Vo 0.2 %Vo Temperature (Tc = -40 °C to +100 °C) All — — 50 150 mV Output Ripple and Noise Voltage (See Figure 9.): RMS Peak-to-peak (5 Hz to 20 MHz) All — — — 60 mVrms mVp-p External Load Capacitance All — — — 60 mVrms mVp-p External Load Capacitance All — 0 — * μF Output Current (At 1o < 1o, min, the module may exceed output ripple specifications.) JFC050C JFC075C JF	Output Voltage Set Point	All	Vo, set	14.77	15.0	15.23	Vdc
(Over all static operating input voltage, resistive load, and temperature conditions until end of life; see Figure 10.) Output Regulation: Line (Vi = 18 V to 36 V)	$(V_1 = 28 \text{ V}; I_0 = I_0, \text{max}; T_C = 25 ^{\circ}C)$						
Line (VI = 18 V to 36 V)		All	Vo	14.55	_	15.45	Vdc
Line (Vi = 18 V to 36 V)							
Output Regulation: All — — 0.01 0.1 %Vo Line (Vi = 18 V to 36 V) All — — 0.05 0.2 %Vo Temperature (Tc = -40 °C to +100 °C) All — — 50 150 mV Output Ripple and Noise Voltage (See Figure 9.): RMS All — — — 60 mVrms Peak-to-peak (5 Hz to 20 MHz) All — — — 60 mVrms External Load Capacitance All — — — 60 mVrp-p External Load Capacitance All — — — — 250 mVp-p External Load Capacitance All — — — — — µF Output Current JFC050C Io 0.5 — 3.3 A A (At Io < Io, min, the module may exceed output ripple specifications.)	·						
Line (Vi = 18 V to 36 V)							
Load (Io = Io, min to Io, max) AII							
Temperature (Tc = -40 °C to +100 °C)	,		_	_			
Output Ripple and Noise Voltage (See Figure 9.): RMS Peak-to-peak (5 Hz to 20 MHz) All — — — — — 60 All — — — 250 mVp-p External Load Capacitance All — — 0 — * µF Output Current (At Io < Io, min, the module may exceed output ripple specifications.)			_	_			
See Figure 9.): RMS	. ,	All	_		50	150	mV
RMS Peak-to-peak (5 Hz to 20 MHz) All — — — — 60 mVrms mVp-p							
Peak-to-peak (5 Hz to 20 MHz)							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			_	_	_		_
Dutput Current (At Io < Io, min, the module may exceed output ripple specifications.) JFC050C Io 0.5 — 5.0 A			_		_		
(At Io < Io, min, the module may exceed output ripple specifications.)	·						
ripple specifications.) JFC100C Io 0.5 — 6.7 A Output Current-limit Inception (untrimmed; Vo = 90% of Vo, nom) JFC050C Io, cli — 3.8 4.3^{\dagger} A (untrimmed; Vo = 90% of Vo, nom) JFC075C Io, cli — 5.8 6.5^{\dagger} A Output Short-circuit Current (Vo = 250 mV) All — — 170 — 8.7 [†] A Output Short-circuit Current (Vo = 250 mV) All — — 170 — %Io, max Efficiency JFC050C η — 84 — % (VI = 28 V; Io = Io, max; Tc = 70 °C; see JFC075C η — 85 — % Figure 10.) JFC100C η — 85 — % Switching Frequency All — — 500 — kHz Dynamic Response (ýlo/ýt = 1 A/10 μs, Vi = 28 V, Tc = 25 °C; tested with a 10 μF ceramic capacitor across the load; see Figures 5 and 6): — — 3 — %Vo, set </td <td>· ·</td> <td></td> <td></td> <td></td> <td>_</td> <td></td> <td></td>	· ·				_		
Output Current-limit Inception (untrimmed; Vo = 90% of Vo, nom) JFC050C JFC075C JFC075C JFC100C Io, cli Io, cli Io, cli — 3.8 5.8 6.5† A 4.3† A A Output Short-circuit Current (Vo = 250 mV) All — 170 — %Io, max Efficiency (Vi = 28 V; Io = Io, max; Tc = 70 °C; see Figure 10.) JFC050C JFC075C JFC100C η — 84 4.3* 7.7 — % 8.5 — % 9 Switching Frequency All — — 85 5. — % Dynamic Response (ýlo/ýt = 1 A/10 μs, Vi = 28 V, Tc = 25 °C; tested with a 10 μF aluminum and a 1.0 μF ceramic capacitor across the load; see Figures 5 and 6): Load Change from Io = 50% to 75% of Io, max: Peak Deviation All — 3 — %Vo, set Peak Deviation All — 3 — %Vo, set	, ·				_		
	, ,			0.5			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	· · · · · · · · · · · · · · · · · · ·			_			
Output Short-circuit Current (Vo = 250 mV) All — — 170 — %Io, max Efficiency (Vi = 28 V; Io = Io, max; Tc = 70 °C; see Figure 10.) JFC050C JFC075C JFC075C JFC100C η — 84 M — % Switching Frequency All — 85 M — % Switching Frequency All — 500 — kHz Dynamic Response (ýlo/ýt = 1 A/10 μs, Vi = 28 V, Tc = 25 °C; tested with a 10 μF aluminum and a 1.0 μF ceramic capacitor across the load; see Figures 5 and 6): Load Change from Io = 50% to 75% of Io, max: Peak Deviation All — 3 — %Vo, set All — 3 — %Vo, set Peak Deviation All — 3 — %Vo, set	(untrimmed; Vo = 90% of Vo, nom)			_			
Efficiency (VI = 28 V; Io = Io, max; Tc = 70 °C; see Figure 10.) Switching Frequency AII — 84 — 85	0.4.401.4.5.70.404.050.10		IO, cli			8.71	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$, , , , , , , , , , , , , , , , , , , ,		_			_	
Figure 10.) JFC100C η — 85 — % Switching Frequency All — 500 — kHz Dynamic Response (ýlo/ýt = 1 A/10 µs, Vı = 28 V, Tc = 25 °C; tested with a 10 µF aluminum and a 1.0 µF ceramic capacitor across the load; see Figures 5 and 6): Load Change from lo = 50% to 75% of lo, max: Peak Deviation All — 3 — %Vo, set Settling Time (Vo < 10% of peak deviation) Load Change from lo = 50% to 25% of lo, max: Peak Deviation All — 3 — %Vo, set			-	_		_	
Switching Frequency All — 500 — kHz Dynamic Response (ýlo/ýt = 1 A/10 μ s, V_1 = 28 V, T_2 = 25 °C; tested with a 10 μ F aluminum and a 1.0 μ F ceramic capacitor across the load; see Figures 5 and 6): Load Change from Io = 50% to 75% of Io, max: Peak Deviation Settling Time (Vo < 10% of peak deviation) Load Change from Io = 50% to 25% of Io, max: Peak Deviation All — 3 — %Vo, set All — 3 — %Vo, set			-	_			
Dynamic Response (ýlo/ýt = 1 A/10 μ s, Vi = 28 V, Tc = 25 °C; tested with a 10 μ F aluminum and a 1.0 μ F ceramic capacitor across the load; see Figures 5 and 6): Load Change from Io = 50% to 75% of Io, max: Peak Deviation All — 3 — %Vo, set Settling Time (Vo < 10% of peak deviation) All — 300 — μ s Load Change from Io = 50% to 25% of Io, max: Peak Deviation All — 3 — %Vo, set			η	_		_	
(ýlo/ýt = 1 A/10 μs, Vl = 28 V, Tc = 25 °C; tested with a 10 μF aluminum and a 1.0 μF ceramic capacitor across the load; see Figures 5 and 6): Load Change from $lo = 50%$ to $75%$ of lo, max : Peak Deviation All — 3 — %Vo, set Settling Time (Vo < 10% of peak deviation) Load Change from $lo = 50%$ to $25%$ of lo, max : Peak Deviation All — 3 — %Vo, set	0 1	All	_	_	500	_	kHz
with a 10 μ F aluminum and a 1.0 μ F ceramic capacitor across the load; see Figures 5 and 6): Load Change from Io = 50% to 75% of Io, max: Peak Deviation All — 3 — %Vo, set Settling Time (Vo < 10% of peak deviation) All — 300 — μ s Load Change from Io = 50% to 25% of Io, max: Peak Deviation All — 3 — %Vo, set	, , , , , , , , , , , , , , , , , , ,						
capacitor across the load; see Figures 5 and 6): Load Change from Io = 50% to 75% of Io, max: Peak Deviation Settling Time (Vo < 10% of peak deviation) Load Change from Io = 50% to 25% of Io, max: Peak Deviation All							
Load Change from Io = 50% to 75% of Io, max: Peak Deviation Settling Time (Vo < 10% of peak deviation) Load Change from Io = 50% to 25% of Io, max: Peak Deviation All — 3 — %Vo, set µs All — 3 — %Vo, set All — 3 — %Vo, set	· · · · · · · · · · · · · · · · · · ·						
Peak Deviation Settling Time (Vo < 10% of peak deviation) Load Change from Io = 50% to 25% of Io, max: Peak Deviation All — 3 — %Vo, set — 3 — %Vo, set All — — 3 — %Vo, set	,						
Settling Time (Vo < 10% of peak deviation) Load Change from Io = 50% to 25% of Io, max: Peak Deviation All — — 300 — µs All — 3 — %Vo, set	· ·	A II			2		0/1/0
Load Change from Io = 50% to 25% of Io, max: Peak Deviation All — 3 — %Vo, set			_	_	_	_	
Peak Deviation All — 3 — %Vo, set	,	All		_	300	_	μs
		ΔП			3		%\/\0 sot
- Genno Tine IVO STO // OF DEGNOEMANOR FOR THE TOTAL F	Settling Time (Vo < 10% of peak deviation)	All		<u> </u>	300		µs

Table 3. Isolation Specifications

Parameter	Min	Тур	Max	Unit
Isolation Capacitance	_	2500	_	pF
Isolation Resistance	10	_	_	M³⁄4

^{*} Consult your sales representative or the factory. † These are manufacturing test limits. In some situations, results may differ.

General Specifications

Parameter	Min	Тур	Max	Unit
Calculated MTBF (Io = 80% of Io, max; Tc = 40 °C)	2,700,000			hours
Weight	_	_	100 (3.5)	g (oz.)

Feature Specifications

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions and Design Considerations sections for further information.

Table 4. Feature Specifications

Parameter	Symbol	Min	Тур	Max	Unit
Remote On/Off Signal Interface (Vi = 0 V to 36 V; open collector or equivalent compatible; signal referenced to VI(–) terminal; see Figure 11 and Feature Descriptions.): JFCxxxC1 Preferred Logic: Both Primary and Secondary Referenced Remote On/Off: Logic Low—Module On Logic High—Module Off JFCxxxC Optional Logic (optional for primary referenced remote on/off only): Primary Referenced Remote On/Off: Logic Low—Module Off Logic High—Module On Secondary Referenced Remote On/Off: Logic Low—Module On Logic High—Module On Logic High—Module Off					
Logic Low: Ion/off = 1.0 mA Von/off = 0.0 V	Von/off Ion/off	0	_	1.2 1.0	V mA
Logic High (open collector): Ion/off = 0.0 μA Leakage Current Turn-on Time (Io = 80% of Io, max; VO within ±1% of steady state)	Von/off Ion/off —	_ _ _	_ 20	15 50 35	V μA ms
Output Voltage Adjustment (See Feature Descriptions.): Output Voltage Remote-sense Range Output Voltage Set-point Adjustment (trim) Range (Note: Ensure that the combination of remote-sense and trim do not exceed 15.5 V on the output.)	_	<u></u>	_	0.5 103	V %Vo, nom
Output Overvoltage Protection	_	16.7*	_	20.0*	V
Synchronization: Clock Amplitude Clock Pulse Width Fan-out Capture Frequency Range		4.00 0.4 — 425		5.00 — 1 575	V µs — kHz
Output Current Monitor (Io = Io, max, Tc = 70 °C): JFC050C JFC075C JFC100C	IO, mon IO, mon IO, mon	=	1.28 0.96 0.64		V/A V/A V/A
Overtemperature Protection (See Figure 18.)	Tc	_	105	_	°C

^{*} These are manufacturing test limits. In some situations, results may differ.

Feature Specifications (continued)

Table 4. Feature Specifications (continued)

Parameter	Symbol	Min	Тур	Max	Unit
Forced Load Share Accuracy	_	_	10	_	%IO, rated
Power Good Output (Open collector output: low level indicates power good.): Output Sink Current (Vo ð 1.5 V) Maximum Voltage High-state Internal Impedance to Ground		_	_ _ 200	50 36 —	mA V k³⁄4
Thermal Warning (Open collector output; low level indicates overtemperature shutdown is imminent.): Output Sink Current (Vo ð 1.5 V) Maximum Voltage High-state Internal Impedance to Ground		_	_ _ 200	6 36 —	mA V k³⁄4
Overvoltage Shutdown Threshold Adjustment Range	_	50	_	100	%VO, clamp, nom
Overcurrent Threshold Adjustment Range	_	10	_	100	%IO, cli, nom
Overcurrent Shutdown Delay (optional)	_	_	4		S

Solder, Cleaning, and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical testing. The result of inadequate circuit-board cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning, and drying procedures, refer to the *Board-Mounted Power Modules Soldering and Cleaning* Application Note (AP97-021EPS).

Characteristic Curves

The following figures provide typical characteristics for the power modules. The figures are applicable to both on/off configurations.




Figure 1. Typical JFC100C Input Characteristics at Room Temperature




Figure 3. Typical JFC100C Converter Efficiency vs.
Output Current at Room Temperature






Figure 2. Typical JFC100C Output Characteristics at Room Temperature



Note: See Figure 9 for test conditions.


Figure 4. Typical JFC100C Output Ripple Voltage at Room Temperature, 28 V Input, Io = Full Load

Characteristic Curves (continued)




Note: Tested with a 10 μF aluminum and a 1.0 μF ceramic capacitor across the load.

Figure 5. Typical JFC100C Transient Response to Step Decrease in Load from 50% to 25% of Full Load at Room Temperature and 28 V Input (Waveform Averaged to Eliminate Ripple Component.)



Note: Tested with a 10 μF aluminum and a 1.0 μF ceramic capacitor across the load.


Figure 6. Typical JFC100C Transient Response to Step Increase in Load from 50% to 75% of Full Load at Room Temperature and 28 V Input (Waveform Averaged to Eliminate Ripple Component.)



Note: Tested with a 10 μF aluminum and a 1.0 μF ceramic capacitor across the load.


Figure 7. Typical Start-Up from Remote On/Off JFC100C1; Io = Full Load

Test Configurations




Note: Measure input reflected-ripple current with a simulated source inductance (LTEST) of 12 µH. Capacitor Cs offsets possible battery impedance. Measure current as shown above.

Figure 8. Input Reflected-Ripple Test Setup



Note: Use a 1.0 μ F ceramic capacitor and a 10 μ F aluminum or tantalum capacitor. Scope measurement should be made using a BNC socket. Position the load between 51 mm and 76 mm (2 in. and 3 in.) from the module.

Figure 9. Peak-to-Peak Output Noise Measurement Test Setup



Note: All measurements are taken at the module terminals. When socketing, place Kelvin connections at module terminals to avoid measurement errors due to socket contact resistance.

$$\eta = \left(\frac{[V \circ (+) - (V \circ (-))]I \circ}{[V \circ (+) - (V \circ (-))]I}\right) \times 100$$
 %

Figure 10. Output Voltage and Efficiency
Measurement Test Setup

Design Considerations

Input Source Impedance

The power module should be connected to a low ac-impedance input source. Highly inductive source impedances can affect the stability of the power module. For the test configuration in Figure 8, a 33 μF electrolytic capacitor (ESR < 0.7 $^3\!\!/_4$ at 100 kHz) mounted close to the power module helps ensure stability of the unit. For other highly inductive source impedances, consult the factory for further application guidelines.

Safety Considerations

For safety-agency approval of the system in which the power module is used, the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standard, i.e., *UL*1950, *CSA* C22.2 No. 950, and VDE 0805 (EN60950, IEC950)

For the converter output to be considered meeting the requirements of safety extra-low voltage (SELV), the input must meet SELV requirements.

If the input meets extra-low voltage (ELV) requirements, then the converter's output is considered ELV.

The input to these units is to be provided with a maximum 20 A normal-blow fuse in the ungrounded lead.

Feature Descriptions

Overcurrent Protection

To provide protection in a fault (output overload) condition, the unit is equipped with internal current-limiting circuitry and optional delayed shutdown. At the point of current-limit inception, the unit shifts from voltage control to current control. If the output voltage is pulled very low during a severe fault, the current-limit circuit can exhibit either foldback or tailout characteristics (output current decrease or increase). The unit will operate normally once the output current is brought back into its specified range. If the module has the optional delayed current-limit shutdown, the unit will operate normally once the output current is brought back into its specified range, provided the overcurrent condition is removed before the module shuts down.

Overcurrent Protection (continued)

The current-limit set point can be reduced by connecting a resistor between the overcurrent trim (OCTRIM) pin and SENSE(–) pin. The resistor value is derived by the following equation:

$$R_{\text{cl-adj}} = \left(\frac{11 \text{ Itrim} - 1.15 \text{ Irated}}{1.15 \text{ Irated} - \text{Itrim}}\right) \text{ } k\Omega$$

Where:

R_{cl-adj} is the value of an external resistor between the OCTRIM pin and SENSE(–) pin.

Irated is the output current rating of the module. (not the output current-limit inception).

ltrim is the trimmed value of the output current-limit set point.

Remote On/Off

There are two remote on/off signals, a primary referenced signal and a secondary referenced signal. Both signals must be asserted on for the module to deliver output power. If either signal is asserted off, the module will not deliver output power. Both signals have internal pull-up circuits and are designed to interface with an open collector pull-down device. Typically one on/off signal will be permanently enabled by hardwiring it to its return while the other on/off signal is used exclusively for control.

Primary Remote On/Off

The primary remote on/off signal (ON/OFF) is available with either positive or negative logic. Positive logic turns the module on during a logic high and off during a logic low. Negative logic remote on/off turns the module off during a logic high and on during a logic low. Negative logic (code suffix 1) is the factory-preferred configuration.

To turn the power module on and off, the user must supply a switch to control the voltage between the primary remote on/off terminal (Von/off, pri) and the V_I(–) terminal. The switch can be an open collector or equivalent (see Figure 11). A logic low is Von/off, pri = 0 V to 1.2 V. The maximum lon/off, pri during a logic low is 1 mA. The switch should maintain a logic-low voltage while sinking 1 mA.

During a logic high, the maximum $V_{on/off, pri}$ generated by the power module is 15 V. The maximum allowable leakage current of the switch at $V_{on/off, pri}$ = 15 V is 50 μA .

If not using the primary remote on/off feature, do one of the following:

- n For negative logic, short the ON/OFF pin to V_I(–).
- n For positive logic, leave the ON/OFF pin open.

Secondary Remote On/Off

The secondary remote on/off signal (S-ON/OFF pin) is only available with negative logic. The negative logic signal turns the module off during a logic high and on during a logic low. To turn the power module on and off, the user must supply a switch to control the voltage between the S-ON/OFF pin and the SENSE(–) pin (i.e., Von/off, sec). The switch can be an open collector or equivalent (see Figure 11). A logic low is Von/off, sec = 0 V to 1.2 V. The maximum lon/off, sec during a logic low is 1 mA. The switch should maintain a logic-low voltage while sinking 1 mA.

During a logic high, the maximum Von/off, sec generated by the power module is 15 V. The maximum allowable leakage current of the switch at Von/off, sec = 15 V is 50 u.A.

If not using the secondary remote on/off feature, short the S-ON/OFF pin to the SENSE(–) pin.




Figure 11. Remote On/Off Implementation

Remote Sense

Remote sense minimizes the effects of distribution losses by regulating the voltage at the remote-sense connections. The voltage between the remote-sense pins and the output terminals must not exceed the output voltage sense range given in the Feature Specifications table, i.e.:

$$[Vo(+) - Vo(-)] - [SENSE(+) - SENSE(-)] \delta 0.5 V$$

The voltage between the Vo(+) and Vo(-) terminals must not exceed the output overvoltage shutdown voltage. This limit includes any increase in voltage due to remote-sense compensation and output voltage setpoint adjustment (trim), see Figure 12.

Remote On/Off (continued)

For remote-sense operation with multiple paralleled units, see Forced Load Sharing (Parallel Operation) section.

If not using the remote-sense feature to regulate the output at the point of load, then connect SENSE(+) to Vo(+) and SENSE(-) to Vo(-) at the module.

Although the output voltage can be increased by both the remote sense and by the trim, the maximum increase for the output voltage is not the sum of both. The maximum increase is the larger of either the remote sense or the trim. Consult the factory if you need to increase the output voltage more than the above limitation.

The amount of power delivered by the module is defined as the voltage at the output terminals multiplied by the output current. When using remote sense and trim, the output voltage of the module can be increased, which at the same output current would increase the power output of the module. Care should be taken to ensure that the maximum output power of the module remains at or below the maximum rated power.




Figure 12. Effective Circuit Configuration for Single-Module Remote-Sense Operation

Output Voltage Set-Point Adjustment (Trim)

Output voltage trim (VoTRIM pin) enables the user to increase or decrease the output voltage set point of a module. This is accomplished by connecting an external resistor between the VoTRIM pin and either the SENSE(+) or SENSE(-) pins. The trim resistor should be positioned close to the module.

If not using the trim feature, leave the VoTRIM pin open.

With an external resistor between the VoTRIM and SENSE(–) pins (Radj-down), the output voltage set point (Vo, adj) decreases (see Figure 13).




Figure 13. Circuit Configuration to Decrease Output Voltage

The following equation determines the required external-resistor value to obtain a percentage output voltage change of $\acute{\gamma}$ %.

$$\mathsf{Radj\text{-}down} \, = \, \left(\frac{100}{\Delta\%} - 2\right) \ k\Omega$$

The test results for this configuration are displayed in Figure 14. This figure applies to all output voltages.





Figure 14. Resistor Selection for Decreased Output Voltage

With an external resistor connected between the VoTRIM and SENSE(+) pins (Radj-up), the output voltage set point (Vo, adj) increases (see Figure 15).

Although the output voltage can be increased by both the remote sense and by the trim, the maximum increase for the output voltage is not the sum of both. The maximum increase is the larger of either the remote sense or the trim. Consult the factory if you need to increase the output voltage more than the above limitation.

Output Voltage Set-Point Adjustment (Trim) (continued)

The amount of power delivered by the module is defined as the voltage at the output terminals multiplied by the output current. When using remote sense and trim, the output voltage of the module can be increased, which at the same output current would increase the power output of the module. Care should be taken to ensure that the maximum output power of the module remains at or below the maximum rated power.



8-715 (C).d

Figure 15. Circuit Configuration to Increase Output Voltage

Note: The output voltage of this module may be increased to a maximum of 0.5 V. The 0.5 V is the combination of both the remote-sense and the output voltage set-point adjustment (trim). Do not exceed 15.5 V between the Vo(+) and Vo(-) terminals.

The following equation determines the required external-resistor value to obtain a percentage output voltage change of ý%.

$$\mbox{Radj-up} \, = \, \left(\frac{\mbox{Vo}(100 + \Delta\%)}{1.225\Delta\%} - \frac{(100 + 2\Delta\%)}{\Delta\%} \right) \ \, \mbox{k} \Omega \label{eq:Radj-up}$$

Only trim up to 0.5 V maximum. See note above.

The test results for this configuration are displayed in Figure 16. For applications requiring voltage between 15 V and 24 V, consider using the JFC050H, JFC075H, JFC100H, or JFC150H (24 V) trimmed down.

The voltage between the Vo(+) and Vo(-) terminals must not exceed the output overvoltage shutdown voltage. This limit includes any increase in voltage due to remote-sense compensation and output voltage setpoint adjustment (trim).




Figure 16. Resistor Selection for Increased Output Voltage

Output Overvoltage Protection

The output overvoltage shutdown consists of control circuitry, independent of the primary regulation loop, that monitors the voltage on the output terminals. The control loop of the clamp has a higher voltage set point than the primary loop (see Feature Specifications table). This provides a redundant voltage control that reduces the risk of output overvoltage and latches the converter off if an overvoltage occurs.

Recovery from latched shutdown is accomplished by cycling the dc input power off for at least 1.0 second or by toggling the primary or secondary referenced remote on/off signal for at least 1.0 second.

The overvoltage shutdown set point can be lowered by placing a resistor between the overvoltage trim (OVTRIM) pin and SENSE(–) pin. This feature is useful if the output voltage of the converter has been trimmed down and a corresponding reduction in overvoltage trip point is desired.

The resistance required from a given overvoltage nominal set point is derived from the following equation:

$$Rov-adj = \left(\frac{17.6 - 2 \ Vov-set}{Vov-set - 17.6}\right) \ k\Omega$$

Where:

Rov-adj is the value of an external resistor between the OVTRIM pin and SENSE(–) pin.

Vov-set is the nominal adjusted set point of the overvoltage shutdown threshold.

Module Synchronization

Any module can be synchronized to any other module or to an external clock using the SYNC IN or SYNC OUT pins. The modules are not designed to operate in a master/slave configuration; that is, if one module fails, the other modules will continue to operate.

SYNC IN Pin

This pin can be connected either to an external clock or directly to the SYNC OUT pin of another JFx150x or Fx300x module.

If an external clock signal is applied to the SYNC IN pin, the signal must be a 500 kHz (±50 kHz) square wave with a 4 Vp-p amplitude. Operation outside this frequency band will detrimentally affect the performance of the module and must be avoided.

If the SYNC IN pin is connected to the SYNC OUT pin of another module, the connection should be as direct as possible, and the $V_1(-)$ pins of the modules must be shorted together.

Unused SYNC IN pins should be tied to V_I(–). If the SYNC IN pin is unused, the module will operate from its own internal clock.

SYNC OUT Pin

This pin contains a clock signal referenced to the $V_1(-)$ pin. The frequency of this signal will equal either the module's internal clock frequency or the frequency established by an external clock applied to the SYNC IN pin.

When synchronizing several modules together, the modules can be connected in a daisy-chain fashion where the SYNC OUT pin of one module is connected to the SYNC IN pin of another module. Each module in the chain will synchronize to the frequency of the first module in the chain.

To avoid loading effects, ensure that the SYNC OUT pin of any one module is connected to the SYNC IN pin of only one module. Any number of modules can be synchronized in this daisy-chain fashion.

Forced Load Sharing (Parallel Operation)

For either redundant operation or additional power requirements, the power module can be configured for parallel operation with forced load sharing (see Figure 17). For a typical redundant configuration, Schottky diodes or an equivalent should be used to protect against short-circuit conditions. Because of the

remote sense, the forward-voltage drops across the Schottky diodes do not affect the set point of the voltage applied to the load. For additional power requirements, where multiple units are used to develop combined power in excess of the rated maximum, the Schottky diodes are not needed.

An internal anti-rollback circuit prevents either output voltage from falling more than 1 V below the other during light load operation.

Good layout techniques should be observed for noise immunity. To implement forced load sharing, the following connections must be made:

- The parallel pins of all units must be connected together. The paths of these connections should be as direct as possible.
- All remote-sense pins must be connected to the power bus at the same point. That is, connect all remote-sense (+) pins to the (+) side of the power bus at the same point, and connect all remote-sense (-) pins to the (-) side of the power bus at the same point. Close proximity and directness are necessary for good noise immunity.
- Add a 1000 pF capacitor across the PARALLEL pin and SENSE(–) pin of each module. Locate the capacitor as close to the module as possible.




Figure 17. Wiring Configuration for Redundant Parallel Operation

Output Current Monitor

The current monitor (CURMON) pin produces a dc voltage proportional to the dc output current of the module. The voltage is referenced to the secondary SENSE(–) pin and is typically 4.8 V at rated output current. For paralleling with Fx300x modules, consult the factory for the V/A ratio. The output impedance of this pin is approximately 20 k³⁄4, so customer detection circuitry must have a high-impedance input.

Overtemperature Protection

To provide protection in a fault condition, the unit is equipped with a thermal shutdown circuit. The shutdown circuit will not engage unless the unit is operated above the maximum case temperature. Recovery for the thermal shutdown is accomplished by cycling the dc input power off for at least 1.0 second or by toggling the primary or secondary referenced remote on/off signal for at least 1.0 second.

Power Good Signal

The power good signal (PWRGOOD pin) is an opencollector, secondary-referenced pin that is pulled low when all five of the following conditions are met:

- 1. The sensed output voltage is greater than half the rated nominal output voltage.
- 2. The overvoltage shutdown latch is not set.
- 3. The thermal shutdown latch is not set.
- 4. The unit is not in current limit.
- 5. Secondary internal bias is present.

There is one situation where the power good signal can be low even though the module has failed. This can occur when the module is paralleled with other modules for additional output power (i.e., the output ORing diodes would not be used). If one module power train stops delivering power (fails), the other paralleled module(s) would provide a voltage at the output pin of the failed module. The failed module would then not detect that its output power was not being delivered. However, in this situation the current monitor pins of the paralleled modules would indicate that current is not being delivered from one module and that module had failed.

For redundant applications, the ORing diodes would keep the other module voltages from being applied to the failed module output and the power good signal would indicate a failure.


Thermal Warning

The thermal warning (TEMPWARN) pin is a secondary-referenced, open-collector output that shorts to SENSE(–) a few degrees before the module goes into thermal shutdown. When the module temperature cools, the thermal warning pin will open, but the unit will remain latched off until the input power or the primary or secondary referenced remote on/off is recycled for 1.0 second.

Thermal Considerations

Introduction

The JFC-Series power modules operate in a variety of thermal environments; however, sufficient cooling should be provided to help ensure reliable operation of the units. Heat-dissipating components inside the units are thermally coupled to the case. Heat is removed by conduction, convection, and radiation to the surrounding environment. Proper cooling can be verified by measuring the case temperature. Peak temperature (Tc) occurs at the position indicated in Figure 18.



8-1397 (C).a

Note: Top view, measurements shown in millimeters and (inches). Pin locations are for reference.

Figure 18. Case Temperature Measurement Location

The temperature at this location should not exceed 100 °C. The output power of the module should not exceed the rated power for the module as listed in the Ordering Information table.

Although the maximum case temperature of the power modules is 100 °C, you can limit this temperature to a lower value for extremely high reliability.

Thermal Considerations (continued)

Introduction (continued)

For additional information regarding this module, refer to the *Thermal Management JC-, JFC-, JW-, and JFW-Series 50 W to 150 W Board-Mounted Power Modules* Technical Note (TN97-008EPS).

Heat Transfer Without Heat Sinks

Increasing airflow over the module enhances the heat transfer via convection. Figure 19 shows the maximum power that can be dissipated by the module without exceeding the maximum case temperature versus local ambient temperature (TA) for natural convection through 4 m/s (800 ft./min.).

Note that the natural convection condition was measured at 0.05 m/s to 0.1 m/s (10 ft./min. to 20 ft./min.); however, systems in which this power module may be used typically generate a natural convection airflow rate of 0.3 m/s (60 ft./min.) due to other heat dissipating components in the system. The use of Figure 19 is shown in the following example.

Example

What is the minimum airflow necessary for a JFC100C operating at V_I = 28 V, an output current of 6.7 A, and a maximum ambient temperature of 40 °C?

Solution

Given: V_I = 28 V I_O = 6.7 A T_A = 40 °C

Determine PD (Use Figure 21.):

 $P_D = 15.5 W$

Determine airflow (v) (Use Figure 19.):

v = 1.75 m/s (350 ft./min.)




Figure 19. Forced Convection Power Derating with No Heat Sink; Either Orientation




Figure 20. JFC050C Power Dissipation vs. Output Current at 25 °C

Thermal Considerations (continued)

Heat Transfer Without Heat Sinks (continued)




Figure 21. JFC100C Power Dissipation vs. Output Current at 25 °C

Heat Transfer with Heat Sinks

The power module has through-threaded, M3 x 0.5 mounting holes, which enable heat sinks or cold plates to attach to the module. The mounting torque must not exceed 0.56 N/m (5 in./lb.). For a screw attachment from the pin side, the recommended hole size on the customer's PWB around the mounting holes is 0.130 \pm 0.005 inches. If a larger hole is used, the mounting torque from the pin side must not exceed 0.25 N/m (2.2 in./lb.).

Thermal derating with heat sinks is expressed by using the overall thermal resistance of the module. Total module thermal resistance (θ ca) is defined as the maximum case temperature rise (Δ Tc, $_{max}$) divided by the module power dissipation (PD):

$$\theta \text{ca} = \left[\frac{\Delta T\text{c, max}}{\text{P}_{D}}\right] = \left[\frac{\left(T\text{c} - T\text{A}\right)}{\text{P}_{D}}\right]$$

The location to measure case temperature (Tc) is shown in Figure 18. Case-to-ambient thermal resistance vs. airflow for various heat sink configurations is shown in Figure 22. These curves were obtained by experimental testing of heat sinks, which are offered in the product catalog.

These measured resistances are from heat transfer from the sides and bottom of the module as well as the top side with the attached heat sink; therefore, the case-to-ambient thermal resistances shown are generally lower than the resistance of the heat sink by itself. The module used to collect the data in Figure 22 had a

thermal-conductive dry pad between the case and the heat sink to minimize contact resistance. The use of Figure 22 is shown in the following example.




Figure 22. Case-to-Ambient Thermal Resistance Curves; Either Orientation

Example

If an 85 °C case temperature is desired, what is the minimum airflow necessary? Assume the JFC100C module is operating at V_1 = 28 V and an output current of 6.7 A, maximum ambient air temperature of 40 °C, and heat sink of 1/2 inch.

Solution

Determine PD by using Figure 21:

Then solve the following equation:

$$\theta ca = \left[\frac{(Tc - TA)}{PD} \right]$$

$$\theta ca = \left\lceil \frac{(85 - 40)}{15.5} \right\rceil$$

$$\theta$$
ca = 2.9 °C/W

Use Figure 22 to determine air velocity for the 1/2 inch heat sink. The minimum airflow necessary for the JFC100C module is about 1.15 m/s (230 ft./min.).

Thermal Considerations (continued)

Custom Heat Sinks

A more detailed model can be used to determine the required thermal resistance of a heat sink to provide necessary cooling. The total module resistance can be separated into a resistance from case-to-sink (θ cs) and sink-to-ambient (θ sa) shown below (Figure 23).




Figure 23. Resistance from Case-to-Sink and Sink-to-Ambient

For a managed interface using thermal grease or foils, a value of θ cs = 0.1 °C/W to 0.3 °C/W is typical. The solution for heat sink resistance is:

$$\theta sa = \left[\frac{(Tc - TA)}{PD}\right] - \theta cs$$

This equation assumes that all dissipated power must be shed by the heat sink. Depending on the userdefined application environment, a more accurate model, including heat transfer from the sides and bottom of the module, can be used. This equation provides a conservative estimate for such instances.

EMC Considerations

For assistance with designing for EMC compliance, please refer to the FLTR100V10 data sheet (DS98-152EPS).

Layout Considerations


Copper paths must not be routed beneath the power module mounting inserts. For additional layout guidelines, refer to the FLTR100V10 data sheet (DS98-152EPS).

Outline Diagram


Dimensions are in millimeters and (inches).

Tolerances: $x.x \text{ mm} \pm 0.5 \text{ mm} (x.xx \text{ in.} \pm 0.02 \text{ in.})$ $x.xx \text{ mm} \pm 0.25 \text{ mm} (x.xxx \text{ in.} \pm 0.010 \text{ in.})$


Top View



Side View



Bottom View




8-1397 (C).b

^{*} Side label includes Lineage name, product designation, safety agency markings, input/output voltage and current ratings, and bar code. Note: The control pins are on a 2.54 mm (0.100 in.) grid.

Recommended Hole Pattern

Component-side footprint.

Dimensions are in millimeters and (inches).



8-1397 (C).b

Ordering Information

Table 5. Device Codes

Input Voltage	Output Voltage	Output Power	Remote On/Off Logic	Device Code	Comcode
28 V	15.0 V	50 W	Negative	JFC050C1	TBD
28 V	15.0 V	75 W	Negative	JFC075C1	TBD
28 V	15.0 V	100 W	Negative	JFC100C1	108008947
28 V	15.0 V	50 W	Positive	JFC050C	TBD
28 V	15.0 V	75 W	Positive	JFC075C	TBD
28 V	15.0 V	100 W	Positive	JFC100C	TBD

Optional features can be ordered using the suffixes shown in Table 6. The suffixes follow the last letter of the device code and are placed in descending order. For example, the device codes for a JFC100C module with the following options are shown below:

Positive logic	JFC100C3
Negative logic	JFC100C31
Negative logic and delayed current-limit shutdown	JFC100C1

Table 6. Device Options

Option	Suffix
Negative remote on/off logic and no delayed current-limit shutdown	31
Positive remote on/off logic and no delayed current-limit shutdown	3
Negative remote on/off logic and delayed current-limit shutdown	1

Ordering Information (continued)

Table 7. Device Accessories

Accessory	Comcode
1/4 in. transverse kit (heat sink, thermal pad, and screws)	407243989
1/4 in. longitudinal kit (heat sink, thermal pad, and screws)	407243997
1/2 in. transverse kit (heat sink, thermal pad, and screws)	407244706
1/2 in. longitudinal kit (heat sink, thermal pad, and screws)	407244714
1 in. transverse kit (heat sink, thermal pad, and screws)	407244722
1 in. longitudinal kit (heat sink, thermal pad, and screws)	407244730
1 1/2 in. transverse kit (heat sink, thermal pad, and screws)	407244748
1 1/2 in. longitudinal kit (heat sink, thermal pad, and screws)	407244755

Dimensions are in millimeters and (inches).




Figure 24. Longitudinal Heat Sink

Figure 25. Transverse Heat Sink



World Wide Headquarters
Lineage Power Corporation
30 00 Skyline Drive, Mesquite, TX 75149, USA
+1-800-526-7819
(Outside U.S.A.: +1-972-284-2626)
www.lineagepower.com
e-mail: techsupport1@lineagepower.com

Asia-Pacific Head quarters Tel: +65 641 64283

Europe, Middle-East and Africa Headquarters Tel: +49 89 6089 286

India Headquarters Tel: +91 80 28411633

Lineage Power reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

© 2008 Lineage Power Corporation, (Mesquite, Texas) All International Rights Reserved.