



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



---

## [MG2470B] Datasheet

(No. ADS0403)

V1.8

---

*The reproduction of this datasheet is NOT allowed without approval of RadioPulse Inc. All information and data contained in this datasheet are subject to change without notice. This publication supersedes and replaces all information previously supplied. RadioPulse Inc. has no responsibility to the consequence of using the patents describes in this document.*

## REVISION HISTORY

Version	Date	Description
VER.1.0	2011.11.14.	<ul style="list-style-type: none"> <li>▪ The first version release.</li> </ul>
VER.1.1	2012.1.4.	<ul style="list-style-type: none"> <li>▪ Added table 2 in Sec.4</li> <li>▪ Added Sec.5.15</li> <li>▪ Updated Sec.5.7, Sec.5.12 and Sec.8.18</li> <li>▪ Updated the description of CCA0 register in Sec.9.2.5.</li> </ul>
VER.1.2	2012.4.3.	<ul style="list-style-type: none"> <li>▪ Updated the current consumption of RX/TX mode in Sec.5.4</li> <li>▪ Updated Sec.5.3, 5.5 and 5.6</li> </ul>
VER.1.3	2012.5.23.	<ul style="list-style-type: none"> <li>▪ Updated the description of PWM CHx control register in Sec 8.5.</li> <li>▪ Modified the WDT reset duration in Sec.8.6</li> <li>▪ Changed the WDT timeout period in Sec.8.6 from 2.0 second to 1.0 second.</li> <li>▪ Modified Table 1. Pin description in Sec.4</li> <li>▪ Changed the parameter name in Sec.5.5 from channel bandwidth to channel spacing</li> </ul>
VER. 1.4	2012.6.12	<ul style="list-style-type: none"> <li>▪ Updated Sec 8.11.1.</li> </ul>
VER.1.5	2012.8.20	<ul style="list-style-type: none"> <li>▪ Changed the Rx mode current from 23.1 mA to 24.9 mA in Sec. 5.4</li> </ul>
VER.1.6	2013.4.30	<ul style="list-style-type: none"> <li>▪ Changed the current values for PM1/PM2 mode in the table of Sec.5.4</li> </ul>
VER.1.61	2014.4.21	<ul style="list-style-type: none"> <li>▪ Storage Temperature updated in Sec 5.1.</li> </ul>
VER.1.7	2014.5.8	<ul style="list-style-type: none"> <li>▪ Updated Sec 8.15</li> <li>▪ Unified the abbreviations for Write-Only and Read-Only (WO: Write-Only, RO: Read-Only)</li> </ul>
VER.1.8	2014.8.14	<ul style="list-style-type: none"> <li>▪ Updated Sec 5.8, Crystal Oscillator parameters (TYP and MAX value for ESR, C<sub>O</sub> and C<sub>L</sub>) are updated.</li> <li>▪ Table 3. Bill of Materials in Sec. 6 is updated. C<sub>11</sub> and C<sub>12</sub> is changed from 30pF to 13pF.</li> </ul>

## CONTENTS

<b>1. INTRODUCTION.....</b>	<b>8</b>
1.1. APPLICATIONS .....	8
<b>2. KEY FEATURES .....</b>	<b>9</b>
<b>3. BLOCK DIAGRAM .....</b>	<b>11</b>
<b>4. PIN DESCRIPTION .....</b>	<b>13</b>
<b>5. ELECTRICAL CHARACTERISTICS .....</b>	<b>17</b>
5.1. ABSOLUTE MAXIMUM RATINGS.....	17
5.2. RECOMMENDED OPERATING CONDITIONS.....	17
5.3. DC CHARACTERISTICS.....	17
5.4. CURRENT CONSUMPTION AND TIMING CHARACTERISTICS.....	19
5.5. RF RECEIVE SECTION .....	19
5.6. RF TRANSMIT SECTION .....	20
5.7. FREQUENCY SYNTHESIZER.....	21
5.8. 32MHz CRYSTAL OSCILLATOR .....	21
5.9. 16MHz RC OSCILLATOR.....	21
5.10. 32kHz RC OSCILLATOR .....	22
5.11. 32.768kHz CRYSTAL OSCILLATOR .....	22
5.12. TEMPERATURE SENSOR .....	22
5.13. ADC.....	23
5.14. FLASH MEMORY.....	23
5.14.1. <i>Flash memory characteristics</i> .....	23
5.14.2. <i>Flash memory and page size</i> .....	23
5.15. TYPICAL PERFORMANCE CURVES .....	23
<b>6. REFERENCE APPLICATION CIRCUITS .....</b>	<b>25</b>
<b>7. MCU SUBSYSTEM.....</b>	<b>27</b>
7.1. MEMORY ORGANIZATION .....	27
7.1.1. <i>Program Memory</i> .....	27
7.1.2. <i>Data Memory</i> .....	28
7.1.3. <i>General Purpose Registers</i> .....	28
7.1.4. <i>Special Function Registers(SFR)</i> .....	29
7.2. CLOCK.....	34
7.2.1. <i>8051 MCU Reference Clock Control</i> .....	34
7.2.2. <i>MCU Peripherals Clock Control</i> .....	36
7.2.3. <i>MAC/PHY Clocks Control</i> .....	38

7.3.	RESETS .....	39
7.4.	INTERRUPTS .....	40
7.4.1.	<i>Interrupt Sources</i> .....	42
7.4.2.	<i>Interrupt Enable</i> .....	44
7.4.3.	<i>Interrupt Priority</i> .....	46
<b>8.</b>	<b>PERIPHERALS .....</b>	<b>48</b>
8.1.	CLOCK AND RESET CONTROLLER.....	48
8.2.	INPUT/OUTPUT PORTS(GPIO).....	54
8.2.1.	<i>Port Data Registers(SFR area)</i> .....	55
8.2.2.	<i>Port Direction Registers(SFR area)</i> .....	56
8.2.3.	<i>Port Input Enable Registers (SFR area)</i> .....	56
8.2.4.	<i>Port Drive Strength Selection Registers (SFR area)</i> .....	57
8.2.5.	<i>Port Pull-up/down Control Registers</i> .....	58
8.2.6.	<i>Port Interrupt Control Registers (SFR area)</i> .....	58
8.3.	TIMER 0/1 .....	64
8.4.	TIMER 2/3 .....	67
8.5.	PWMs .....	68
8.6.	WATCHDOG TIMER.....	72
8.7.	UART 0/1 .....	73
8.8.	SPI MASTER/SLAVE.....	83
8.9.	I2C MASTER/SLAVE .....	87
8.10.	IR(INFRA-RED) MODULATOR .....	92
8.11.	VOICE .....	95
8.11.1.	<i>I2S</i> .....	95
8.11.2.	<i>VOICE ENCODER/DECODER</i> .....	101
8.11.3.	<i>VOICE FIFO</i> .....	102
8.12.	RANDOM NUMBER GENERATOR(RNG) .....	107
8.13.	QUADRATURE SIGNAL DECODER .....	109
8.14.	ADC.....	110
8.15.	POWER MANAGEMENT.....	112
8.16.	SLEEP TIMER .....	113
8.17.	32kHz RC OSCILLATOR.....	114
8.18.	32.768kHz CRYSTAL OSCILLATOR .....	114
8.19.	16MHz RC OSCILLATOR.....	114
8.20.	32MHz CRYSTAL OSCILLATOR .....	114
8.21.	ALWAYS-ON REGISTERS .....	115
<b>9.</b>	<b>TRANSCEIVER .....</b>	<b>119</b>
9.1.	MAC.....	119

9.1.1.	<i>Receive Mode</i> .....	123
9.1.2.	<i>Transmit Mode</i> .....	125
9.1.3.	<i>Data Encryption and Decryption</i> .....	126
9.2.	PHY .....	130
9.2.1.	<i>Interrupt</i> .....	131
9.2.2.	<i>Data Rate</i> .....	134
9.2.3.	<i>Forward Error Correction</i> .....	134
9.2.4.	<i>Packet Format</i> .....	135
9.2.5.	<i>Clear Channel Assessment</i> .....	137
9.2.6.	<i>Link Quality Indicator</i> .....	138
9.2.7.	<i>Received Signal Strength Indicator</i> .....	138
9.2.8.	<i>RADIO</i> .....	139
9.3.	OPERATING MODES .....	142
<b>10.</b>	<b>IN-SYSTEM PROGRAMMING (ISP)</b> .....	<b>144</b>
<b>11.</b>	<b>PACKAGE INFORMATION</b> .....	<b>145</b>
11.1.	MG2470 DIMENSIONS (QFN 48-PIN) .....	145
11.2.	MARKING .....	145

## FIGURES

FIGURE 1. FUNCTIONAL BLOCK DIAGRAM OF MG2470 .....	11
FIGURE 2. PINOUT TOP VIEW OF MG2470 .....	13
FIGURE 3. MG2470 TYPICAL APPLICATION CIRCUIT.....	25
FIGURE 4. ADDRESS MAP OF PROGRAM MEMORY .....	27
FIGURE 5. ADDRESS MAP OF DATA MEMORY .....	28
FIGURE 6. GPRS ADDRESS MAP .....	29
FIGURE 7. CLOCK SYSTEM OVERVIEW .....	34
FIGURE 8. INTERRUPTS OVERVIEW OF MG2470.....	40
FIGURE 9. CLOCKS STRUCTURE OF THE MAC/PHY BLOCK.....	48
FIGURE 10. PORT-0/1/3 PAD BLOCK DIAGRAM.....	54
FIGURE 11. TIMER0 MODE0 .....	66
FIGURE 12. TIMER0 MODE1 .....	66
FIGURE 13. TIMER0 MODE2 .....	66
FIGURE 14. TIMER0 MODE3 .....	67
FIGURE 15. SPI DATA TRANSFER .....	84
FIGURE 16. I2C SINGLE BYTE WRITE, THEN REPEATED START AND SINGLE BYTE READ .....	88
FIGURE 17. THREE METHODS IN I2S INTERFACE .....	96
FIGURE 18. QUADRATURE SIGNAL TIMING BETWEEN XA AND XB .....	109
FIGURE 19. MAC BLOCK DIAGRAM.....	119
FIGURE 20. BASEBAND PHY.....	130
FIGURE 21. CONVOLUTIONAL ENCODER WITH RATE OF 1/2 .....	134
FIGURE 22. HIGH DATA RATE PACKET FORMAT .....	135
FIGURE 23. LOW DATA RATE PACKET FORMAT COMPARED TO THE 250KBPS MODE .....	135
FIGURE 24. MEASURED RSSI (TYPICAL) VERSUS RX INPUT POWER.....	139
FIGURE 25. RF AND ANALOG BLOCK DIAGRAM.....	140
FIGURE 26 MG2470 STATE TRANSITION DIAGRAM.....	142
FIGURE 27. PACKAGE DRAWING-QFN48.....	145
FIGURE 28. CHIP MARKING .....	145

## TABLES

TABLE 1. PIN DESCRIPTION.....	13
TABLE 2. I/O PINS EQUIVALENT CIRCUIT SUMMARY .....	15
TABLE 3. BILL OF MATERIALS FOR FIGURE 3 .....	26
TABLE 4. SFR (SPECIAL FUNCTION REGISTER) MEMORY MAP .....	30
TABLE 5. INTERRUPT DESCRIPTIONS.....	41
TABLE 6. PORT-0/1/3 OPERATION TRUTH TABLE .....	54
TABLE 7. UART0 INTERRUPT LIST.....	74
TABLE 8. UART1 INTERRUPT LIST.....	79
TABLE 9. DATA RATE MODES .....	134
TABLE 10. PUNCTURING PATTERN.....	135

## 1. INTRODUCTION

**MG2470** (hereinafter **MG2470** means **MG2470B**) is a true 2.4 GHz system-on-chip (SOC) designed for low-power and low-cost applications based on IEEE802.15.4 and RF4CE. The MG2470 uses the ISM band of 2.4 ~ 2.48 GHz. In addition to the standard data-rate specified in IEEE802.15.4, enhanced multiple data-rate modes (31.25Kbps ~ 1Mbps) with channel coding are supported.

**MG2470** combines an advanced RF transceiver with an industry-standard enhanced 8051 MCU, a baseband PHY, a MAC with AES-128 HW engine, an in-system programmable 64KB flash memory, a 6-KB RAM, and many other application-specific peripherals. For voice applications, the voice encoder/decoder of ADPCM and μ/a-law are embedded. This chip is best for very low-power RF4CE remote control applications.

### 1.1. APPLICATIONS

- 2.4 GHz IEEE 802.15.4 Applications
- RF4CE Remote Control Systems
- Lighting Systems
- Voice Applications
- Home/Building Automation
- Industrial Control and Monitoring
- Energy Management
- Low Power Wireless Sensor Networks
- Consumer Electronics
- Health-care equipment
- Toys

## 2. KEY FEATURES

### RF Transceiver

- Single-chip 2.4GHz RF Transceiver
- Low Power Consumption
- High Sensitivity of -98dBm at 250kbps
- No External T/R Switch or Filter needed
- On-chip VCO, LNA, and PA
- Programmable Output Power up to +9.0dBm
- Direct Sequence Spread Spectrum
- O-QPSK Modulation
- Scalable Data Rate including 250Kbps specified in IEEE802.15.4: 31.25Kbps ~ 1Mbps
- RSSI Measurement
- Compliant to IEEE802.15.4

### Hardwired MAC

- Two 256-byte circular FIFOs
- FIFO management
- AES Encryption/Decryption Engine(128 bit)
- CRC-16 Computation and Check

### 8051-Compatible MCU

- 8051 Compatible (single cycle execution)
- 64KB Embedded Flash Memory
- 6KB Data Memory
- 128-byte CPU dedicated Memory
- 1KB Boot ROM
- Dual DPTR Support
- I2S/PCM Interface with two 256-byte FIFOs
- μ-law/a-law/ADPCM Voice Encoder/Decoder
- Two High-Speed UARTs with Two 16-byte FIFOs(up to 1Mbps)
- Four Timer/Counters
- 5 PWM channels
- Watchdog Timer
- Sleep Timer using the 32kHz RC-OSC clock
- Quadrature Signal Decoder
- 22 General Purpose I/Os
- Internal 32kHz RC oscillator for Sleep Timer
- 16 MHz RC oscillator for the fast start-up from reset & power-down mode
- On-chip Power-on-Reset and Brown-out detector
- 4-channel 12-bit ADC( ENOB > 10-bit)
- SPI Master/Slave Interface with two 16-byte FIFOs
- I2C Master/Slave with 16-byte FIFO
- Programmable IR(Infra-Red) Modulator
- ISP (In System Programming)
- External clock output function(500KHz, 1/2/4/8/16/32 MHz selectable)

**Clock Inputs**

- 32MHz Crystal for System Clock

**Power**


- 1.8V(Core)/2.0~3.6V(I/O) Operation
- Power Management Scheme with Deep Sleep Mode
- Separate On-chip Regulators for Analog and Digital Circuitry.
- Power Supply Range for Internal Regulator(2.0V(Min) ~ 3.6V(Max))

**Package**

- Lead-Free 48-pin QFN Package (7mm x 7mm)

### 3. BLOCK DIAGRAM

[Figure 1] shows the block diagram of MG2470. The MG2470 consists of a 2.4GHz RF, a baseband PHY, a MAC hardware engine, an industry-standard enhanced 8051 MCU, an in-system programmable flash memory 64KB, a 6KB data RAM, and rich peripherals such as a voice encoder/decoder block, I<sup>2</sup>C, 5-channel PWM.



**Figure 1. Functional Block Diagram of MG2470**

MG2470 integrates an RF transceiver compliant to IEEE802.15.4 RF. The RF transceiver operates on an ISM band of 2.4 ~ 2.48GHz with excellent receiver sensitivity and programmable output power up to +8.8dBm.

The MAC block supports IEEE802.15.4 compliant functions and it is located between the microprocessor and the baseband modem. MAC block includes FIFOs for transmitting/receiving packets, an AES engine for security operation, a CRC and related control circuit. In addition, it supports automatic CRC check and address decoding.

MG2470 integrates a high performance embedded microcontroller, compatible to industry standard 8051 microcontroller in an instruction level. This embedded microcontroller has 8-bit operation architecture sufficient for controller applications. The embedded microcontroller has 4-stage pipeline architecture to improve the performance over previous compatible chips making it capable of executing simple instructions during a single cycle.

The memory part of the embedded microcontroller consists of program memory and data memory. The data memory has 2 memory areas. For more detailed explanations, refer to [Sec 7.1.2. Data Memory](#).


MG2470 includes 22 GPIOs and various peripheral circuits to aid in the development of the application circuit with an interrupt handler to control the peripherals. MG2470 uses 32MHz

crystal oscillator for RF PLL and 8MHz clock generated from 32MHz in clock generator is used as the default clock of 8051 MCU subsystem. The clocks for MAC, a baseband modem are separately controlled by the internal clock and reset block.

MG2470 supports a voice function as follows. The data generated by an external ADC is inputted to the voice block via I2S interface. After the data is received via I2S, it is compressed by the voice encoder and stored in the Voice TXFIFO. Then the data in the Voice TXFIFO is transferred to the MAC TXFIFO and transmitted via PHY. On the other hand, the received data in the MAC RXFIFO is transferred to voice RXFIFO via DMA operation. Then the data in the Voice RXFIFO is decompressed in the internal voice decoder. After that, the decompressed data is transferred to the external DAC via I2S interface.

## 4. PIN DESCRIPTION

The pin-out diagram of MG2470 is shown in [Figure 2]. The description for that is summarized in [Table 1].



**Figure 2. Pinout Top View of MG2470**

Note: The exposed ground pad is located at the bottom of the chip and electrically connected to the die ground inside the package. It must be connected to a solid ground plane.



**Table 1. Pin Description**


<b>Radio, Synthesizer, and Oscillator</b>			
<b>Name</b>	<b>Pin</b>	<b>Type</b>	<b>Description</b>
AVDD3V1	16	Power	2.0V to 3.6V RF/Analog power supply connection
AVDD3V2	7	Power	2.0V to 3.6V RF/Analog power supply connection
ADCOUPL1	12	Power	1.8V RF/Analog power supply decoupling. Do not use for supplying external circuits.
ADCOUPL2	6	Power	1.8V RF/Analog power supply decoupling. Do not use for supplying external circuits.
ADCOUPL3	2	Power	1.8V RF/Analog power supply decoupling. Do not use for supplying external circuits.
AVDD18V	48	Power	1.8V RF/Analog power supply connection
RF_P	4	RF I/O	Positive RF input signal to LNA in RX mode Positive RF output signal from PA in TX mode It should be biased by ADCOUP3. Refer to <a href="#">[Figure 3]</a> in Sec.6.
RF_N	3	RF I/O	Negative RF input signal to LNA in RX mode

			Negative RF output signal from PA in TX mode It should be biased by ADCOPL3. Refer to <a href="#">[Figure 3]</a> in Sec.6.								
RBIAS	5	Analog I/O	External precision bias resistor(510kohm) to generate the reference current								
ACH0	8	Analog I/O	ADC input								
ACH1	9	Analog I/O	ADC input								
ACH2	10	Analog I/O	ADC input								
ACH3	11	Analog I/O	ADC input								
<b>Digital and Oscillator</b>											
Name	Pin	Type	Description								
DVDD3V1	18	Power	2.0V to 3.6V Digital power supply connection								
DVDD3V2	25,34	Power	2.0V to 3.6V Digital power supply connection								
DVDD1	19	Power	1.8V Digital power supply decoupling. *Note: Do not use for supplying external circuits. *Note: It should not be connected together with DVDD2 (pin 44).								
DVDD2	44	Power	1.8V Digital power supply decoupling. *Note: Do not use for supplying external circuits. *Note: It should not be connected together with DVDD1 (pin 19).								
DXOSC18V	47	Power	1.8V Digital power supply connection								
RESETB	17	Digital input	Reset, active low								
MS[0]	13	Digital input	Mode Selection								
MS[1]	14	Digital input	<table border="1"> <thead> <tr> <th>Value</th><th>Mode Configuration</th></tr> </thead> <tbody> <tr> <td>000</td><td>Normal mode with internal digital regulator</td></tr> <tr> <td>100</td><td>ISP mode with internal digital regulator</td></tr> <tr> <td>others</td><td>Reserved</td></tr> </tbody> </table>	Value	Mode Configuration	000	Normal mode with internal digital regulator	100	ISP mode with internal digital regulator	others	Reserved
Value	Mode Configuration										
000	Normal mode with internal digital regulator										
100	ISP mode with internal digital regulator										
others	Reserved										
MS[2]	15	Digital input									
P0[0]	43	Digital I/O	Port P0.0/I2SRX_DI/PWM0, 16mA drive capability								
P0[1]	42	Digital I/O	Port P0.1/I2SRX_LRCLK/PWM1, 16mA drive capability								
P0[2]	41	Digital I/O	Port P0.2/I2SRX_BCLK/PWM2, 16mA drive capability								
P0[3]	40	Digital I/O	Port P0.3/I2SRX_MCLK/PWM3, 16mA drive capability								
P0[4]	39	Digital I/O	Port P0.4/I2STX_DO/PWM4, 16mA drive capability								
P0[5]	38	Digital I/O	Port P0.5/I2STX_LRCLK/PTC_GATE0								
P0[6]	37	Digital I/O	Port P0.6/I2STX_BCLK/PTC_GATE1								
P0[7]	36	Digital I/O	Port P0.7/I2STX_MCLK/PTC_GATE2								
P1[0]	26	Digital I/O	Port P1.0/RXD1								
P1[1]	24	Digital I/O	Port P1.1/TXD1								
P1[3]	23	Digital I/O	Port P1.3/QUADZA/PTC_GATE3/IR_TX/CLK_OUT /XOSC32K_OUT								
P1[4]	22	Digital I/O	Port P1.4/QUADZB/EXT_RTC_CLK/PTC_GATE4 /XOSC32K_IN								
P1[6]	21	Digital I/O	Port P1.6/I2C_SCL/TRSWB								
P1[7]	20	Digital I/O	Port P1.7/I2C_SDA/TRSW								
P3[0]	35	Digital I/O	Port P3.0/RXD0/QUADXA								
P3[1]	33	Digital I/O	Port P3.1/TXD0/QUADXB								
P3[2]	32	Digital I/O	Port P3.2/nINT0								

P3[3]	31	Digital I/O	Port P3.3/nINT1
P3[4]	30	Digital I/O	Port P3.4/RTS0/QUADYA/SPIDI/T0
P3[5]	29	Digital I/O	Port P3.5/CTS0/QUADYB/SPIDO/T1
P3[6]	28	Digital I/O	Port P3.6/RTS1/SPICLK
P3[7]	27	Digital I/O	Port P3.7/CTS1/SPICSN
XOSCI	46	Analog I/O	32MHz crystal oscillator pin
XOSCO	45	Analog I/O	32MHz crystal oscillator pin or external clock input
NC	1		Do not connect.
<b>Ground</b>			
Exposed bottom		Ground	Ground for RF, Analog, digital core, and I/O

Table 2. I/O Pins Equivalent Circuit Summary

Equivalent Circuit Schematic	Reset Status	Note
GPIO (P0[7:0], P1[1:0], P1[7:6], P3[7:0])		
	Input with pull-up	I/O with the programmable pull-up/pull-down function
GPIO with 32.768kHz crystal oscillator buffer (P1[4:3])		
	input with pull-up, crystal buffer disabled	Refer to Sec.8.18 (32.768kHz Crystal Oscillator).
MS[2],MS[1],MS[0]		



## 5. ELECTRICAL CHARACTERISTICS

### 5.1. Absolute Maximum Ratings

Parameter	Min.	Max	Unit	
Supply Voltage(AVDD3V1,AVDD3V2,DVDD3V1,DVDD3V2)	-0.3	3.6	V	All supply pins must have the same voltage.
Core voltage(ADCOUPL1,ADCOUPL2,ADCOUPL3,AVDD18V,DVDD1,DVDD2,DXOSC18V)	-0.3	2	V	
Storage Temperature	-40	150	°C	
ESD	HBM	2	kV	All pads, according to human-body model(JEDEC STD 22)
	CDM	500	V	According to charged-device model(JEDEC STD 22)

Exceeding one or more of these ratings may cause permanent damage to the device. These are stress ratings only, and the functional operation of the device at these or any other conditions beyond those indicated under "ELECTRICAL SPECIFICATIONS" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

**NOTE:** These values were obtained under worst-case test conditions specially prepared for the MG2470 and these conditions are not sustained in normal operation environment.

**CAUTION:** ESD sensitive device. Precaution should be used when handling the device to prevent permanent damage.

### 5.2. Recommended Operating Conditions

Parameter	MIN	MAX	UNIT
Operating ambient temperature range, T <sub>OP</sub>	-40	85	°C
Operating supply voltage, VDD (AVDD3V1,AVDD3V2,DVDD3V1,DVDD3V2)	2	3.6	V
Voltage on any digital pin	-0.3	VDD	V

### 5.3. DC Characteristics

All voltage values are based on Ground.

Parameter	MIN	TYP	MAX	UNIT
VDD Operating Supply Voltage				
VDD=3.30V	3.00		3.60	V
VDD=3.00V	2.70		3.30	
VDD=2.56V	2.30		2.82	
VDD=2.20V	2.00		2.42	

$V_{IH}$	Logic-high Input Voltage				
	VDD=3.30V	2.10		3.60	V
	VDD=3.00V	1.90		3.30	
	VDD=2.56V	1.70		2.82	
	VDD=2.20V	1.50		2.42	
$V_{IL}$	Logic-low Input Voltage				
	VDD=3.30V	-0.3		0.8	V
	VDD=3.00V	-0.3		0.7	
	VDD=2.56V	-0.3		0.6	
	VDD=2.20V	-0.3		0.5	
$R_{PU}$	Pull-up Resistor				$\Omega$
	VDD=3.30V	34K	48K	72K	
	VDD=3.00V	37K	54K	82K	
	VDD=2.56V	44K	66K	101K	
	VDD=2.20V	53K	81K	125K	
$R_{PD}$	Pull-down Resistor				$\Omega$
	VDD=3.30V	28K	47K	90K	
	VDD=3.00V	30K	51K	102K	
	VDD=2.56V	33K	62K	128K	
	VDD=2.20V	39K	76K	161K	
$V_{OL}$	Output Low Voltage			0.4	V
$V_{OH}$	Output High Voltage	VDD*0.73			V
$I_{OL}$	Low-level Output Current @ $V_{OL}(\text{max})^1$				mA
	VDD=3.30V (DS=0)	6.3			
	VDD=3.00V (DS=0)	5.7			
	VDD=2.56V (DS=0)	4.8			
	VDD=2.20V (DS=0)	3.9			
	VDD=3.30V (DS=1)	9.5			
	VDD=3.00V (DS=1)	8.6			
	VDD=2.56V (DS=1)	7.2			
	VDD=2.20V (DS=1)	5.9			
$I_{OH}$	High-level Output Current @ $V_{OH}(\text{min})^2$				mA
	VDD=3.30V (DS=0)	7.4			
	VDD=3.00V (DS=0)	5.9			
	VDD=2.56V (DS=0)	4.3			
	VDD=2.20V (DS=0)	3.3			
	VDD=3.30V (DS=1)	11.2			
	VDD=3.00V (DS=1)	8.9			
	VDD=2.56V (DS=1)	6.5			
	VDD=2.20V (DS=1)	5.0			

<sup>1</sup> For P0[7:5], P1[1:0], P1[4:3], P1[7:6], and P3[7:0] pins

<sup>2</sup> For P0[7:5], P1[1:0], P1[4:3], P1[7:6], and P3[7:0] pins

## 5.4. Current Consumption and Timing Characteristics

$T_{OP} = 25^\circ\text{C}$ , VDD=3.0V, unless otherwise noted.

Parameter(Condition)	MIN	TYP	MAX	UNIT
MCU active. No radio and peripherals (UART1&RNG) active. @ MCU clock = 8MHz @ MCU clock = 16MHz		4.2 5.2		mA
RX mode. MCU active @ MCU clock = 8MHz		24.9		mA
TX mode. MCU active @ MCU clock = 8MHz @ maximum transmit output power @ 0dBm		36.5 22.5		mA
Power mode1. Digital regulator on, 16MHz RCOSC and 32MHz crystal oscillator off, 32kHz RCOSC, POR, BOD, and sleep timer active.		35.3	44.4	µA
Power mode1. Digital regulator on, 16MHz RCOSC, 32MHz crystal oscillator off, 32.768kHz crystal oscillator, POR, BOD, and sleep timer active.		45.3	54.4	µA
Power mode2. Digital regulator off, 16MHz RCOSC, 32MHz crystal oscillator off, 32kHz RCOSC and sleep timer active.		1.8	4.1	µA
Power mode2. Digital regulator off, 16MHz RCOSC, 32MHz crystal oscillator off, 32.768kHz crystal oscillator and sleep timer active.		11.8	14.1	µA
Power mode3. Digital regulator off, 16MHz RCOSC, 32MHz crystal oscillator off, 32kHz RCOSC(32.768kHz crystal oscillator) and sleep timer off.			1	µA
<b>Wake-up and timing</b>				
Power mode1 → MCU Active Digital regulator on, 16MHz RCOSC and 32MHz crystal oscillator off. Start-up of 16MHz RCOSC		5		µs
Power mode2 → MCU Active Digital regulator off, 16MHz RCOSC and 32MHz crystal oscillator off. Start-up of regulator and 16MHz RCOSC		100		µs
MCU Active → TX or RX Initially running on 16MHz RCOSC, Added start-up time of 32MHz crystal oscillator.		992		µs
TX/RX and RX/TX turnaround			192	µs

## 5.5. RF Receive Section

Measured on 2-layer reference design with  $T_{OP}=25^\circ\text{C}$ , VDD=3.0V, and fc=2450MHz, unless otherwise noted.

Parameter(Condition)	MIN	TYP	MAX	UNIT
RF frequency range <sup>3</sup> (center frequency)	2405		2480	MHz
Maximum input level (PER=1%) @ 1000kbps @ 500kbps @ 250kbps @ 125kbps @ 62.5kbps @ 31.25kbps		-6 -9 -2 -4 5 5		dBm
Spurious radiation				dBm

<sup>3</sup> Extended range: 2394~2507MHz

@ 30MHz – 1000MHz @ 1GHz – 12.75GHz		-73.7 -73.7		
Received RF bandwidth		2		MHz
Channel spacing <sup>4</sup>		5		MHz
Receiver sensitivity (PER≤1%, PSDU length of 20-byte)				
@ 1000kbps		-93		
@ 500kbps		-91		
@ 250kbps		-98		
@ 125kbps		-99		
@ 62.5kbps		-103		
@ 31.25kbps		-105		
Adjacent channel rejection (Sensitivity+3, adjacent modulated channel at ±5MHz, PER=1%, 250kbps)		27 27		dB
+5MHz		27		
-5MHz		27		
Alternate channel rejection (Sensitivity+3, adjacent modulated channel at ±10MHz, PER=1%, 250kbps)		48 47		dB
+10MHz		48		
-10MHz		47		
Others channel rejection (Sensitivity+3, adjacent modulated channel at over ±15MHz, PER=1%, 250kbps)		53 52		dB
≥+15MHz		53		
≥-15MHz		52		
Co-channel rejection (Sensitivity+3. Undesired IEEE 802.15.4 modulated signal at the same frequency. Signal level for PER=1%, 250kbps)		-8.9		dB
Blocking/desensitization				
-250MHz		-25		
-100MHz		-35		
-50MHz		-38		
+50MHz		-37		
+100MHz		-35		
+250MHz		-31		
RSSI dynamic range			80	dB
RSSI accuracy		± 3		dB

## 5.6. RF Transmit Section

Measured on 2-layer reference design with  $T_{OP}=25^{\circ}\text{C}$ , VDD=3.0V, and fc=2450MHz, unless otherwise noted.

Parameter(Condition)	MIN	TYP	MAX	UNIT
RF frequency range <sup>5</sup> (center frequency)	2405		2480	MHz
TX output power (using the recommended matching circuit)		+9.0		dBm
Transmit chip rate		2		Mcps
Error vector magnitude (EVM)		7		%
Harmonics				
2 <sup>nd</sup> harmonic		-43.9		
3 <sup>rd</sup> harmonic		-51.0		
Spurious emission (complies with EN 300-440, FCC and ARIB STD-T66)				dBm
30Hz ~ 1GHz		< -75		

<sup>4</sup> Specified in IEEE Standard 802.15.4™

<sup>5</sup> Extended range: 2394~2507MHz

1GHz ~ 12.75GHz 1.8 ~ 1.9GHz 5.15 ~ 5.3GHz		< -43.9 < -75 < -75		
--	--	---------------------------	--	--

## 5.7. Frequency Synthesizer

$T_{OP}=25^{\circ}\text{C}$ ,  $VDD=3.0\text{V}$ , and  $f_c=2450\text{MHz}$ , unless otherwise noted.

Parameter(Condition)	MIN	TYP	MAX	UNIT
Phase noise, unmodulated carrier @ $\pm 100\text{kHz}$ offset @ $\pm 1\text{MHz}$ offset @ $\pm 2\text{MHz}$ offset @ $\pm 3\text{MHz}$ offset @ $\pm 5\text{MHz}$ offset @ $\pm 10\text{MHz}$ offset @ $\pm 50\text{MHz}$ offset		-76.5 -99.6 -108.6 -112.7 -115.2 -121.2 -140.9		dBc/Hz
Lock time		97		$\mu\text{s}$

## 5.8. 32MHz Crystal Oscillator

$T_{OP}=25^{\circ}\text{C}$ ,  $\text{DXOSC18V}=1.8\text{V}$ , unless otherwise noted.

Parameter(Condition)	MIN	TYP	MAX	UNIT
Crystal frequency		32		MHz
Crystal frequency accuracy requirement	-40		40	ppm
Equivalent series resistance(ESR)		$30^6$	$60^7$	$\Omega$
Crystal shunt capacitance( $C_O$ )		3	5	pF
Crystal load capacitance( $C_L$ )		$9^6$	$13^7$	pF
Start-up time			0.8	ms

## 5.9. 16MHz RC Oscillator

$T_{OP}=25^{\circ}\text{C}$ ,  $\text{DXOSC18V}=1.8\text{V}$ , unless otherwise noted.

Parameter(Condition)	MIN	TYP	MAX	UNIT
Frequency		16		MHz
Frequency accuracy before calibration	-25		25	%
Frequency accuracy after calibration	-3		3	%
Initial calibration time		50		$\mu\text{s}$
Start-up time			1	$\mu\text{s}$

<sup>6</sup> The negative resistance of driving circuit is five times larger than the ESR of crystal oscillator with crystal satisfying above TYP conditions.

<sup>7</sup> The negative resistance of driving circuit is two times larger than the ESR of crystal oscillator with crystal satisfying above MAX conditions.

## 5.10. 32kHz RC Oscillator

$T_{OP}=25^{\circ}\text{C}$ ,  $VDD=3.0\text{V}$ , unless otherwise noted.

Parameter(Condition)	MIN	TYP	MAX	UNIT
Calibrated frequency		32.787		kHz
frequency accuracy after calibration	-0.3		0.3	%
Initial calibration time		1		ms
Start-up time			100	$\mu\text{s}$

## 5.11. 32.768kHz Crystal Oscillator

$T_{OP}=25^{\circ}\text{C}$ ,  $VDD=3.0\text{V}$ , unless otherwise noted.

Parameter(Condition)	MIN	TYP	MAX	UNIT
Frequency		32.768		kHz
Crystal frequency accuracy requirement	-40		40	ppm
Equivalent series resistance(ESR)		50	100	$\text{k}\Omega$
Crystal shunt capacitance( $C_O$ )		0.9		pF
Crystal load capacitance( $C_L$ )		12.5		pF
Start-up time		1.2		s

## 5.12. Temperature Sensor

$VDD=3.0\text{V}$ , unless otherwise noted.

Parameter(Condition)	MIN	TYP	MAX	UNIT
Output at $-40^{\circ}\text{C}$		-295		
Output at $25^{\circ}\text{C}$		76		
Output at $85^{\circ}\text{C}$		418		
Temperature coefficient		5.703		/°C

All measurement results are obtained using the 12-bit ADC.

## 5.13. ADC

$T_{OP}=25^{\circ}\text{C}$ ,  $VDD=3.0\text{V}$ , unless otherwise noted.

Parameter(Condition)	MIN	TYP	MAX	UNIT
Input voltage	0		$VDD$	V
Input resistance		150		$k\Omega$
Full-scale signal			3	V
Effective number of bits(ENOB) Single-ended input, 12bit setting		10.8		bits
Signal to noise and distortion(SINAD) Single-ended input, 12bit setting		66.78		dB
Current consumption		0.46		mA
Internal reference voltage		1.25		V

## 5.14. Flash Memory

### 5.14.1. Flash memory characteristics


Characteristic	Symbol	Conditions	MIN	TYP	MAX	UNIT
Endurance	Nendu	20ms erase and 20 us program time at 1.8V	20,000			cycles
Data retention	Tret	25 °C	100			years

### 5.14.2. Flash memory and page size


Name	Size	Unit
Flash main memory block	65,536	bytes
Flash information block	1,024	bytes
Flash page size	512	bytes

## 5.15. Typical Performance Curves


$T_{OP}=25^{\circ}\text{C}$ ,  $VDD=3.0\text{V}$ , and  $f_c=2450\text{MHz}$ , unless otherwise noted. All parameters measured on 2-layer reference design.



TX Power vs. Supply Voltage



ADC – Battery monitoring output



ADC – Temperature sensor output

## 6. REFERENCE APPLICATION CIRCUITS


A typical application diagram of the MG2470 is shown in [Figure 3]. Only a few external components are required for the operation of the MG2470. [Table 3] describes the external components including decoupling capacitors.

The inductor, L1 is used as a matching component for the LNA and as an output load for the PA, respectively. The components near the RF\_P/RF\_N pins, L2, L3, C2, and C3 form a balun which converts the differential RF signals to a single-ended RF signal. And, L4, C4, and C5 form a LC harmonic filter to suppress the TX output harmonics. In addition, C4 is needed for DC blocking. All together with adequate values, they also transform the impedance to match a 50-Ohm antenna.

As shown in [Figure 3], RF\_P and RF\_N are biased by ADCOUP13 through L1 and L3.

The 32MHz crystal provides the reference frequency source for MG2470. C11 and C12 are loading capacitors of it. C<sub>D0</sub>, C<sub>D1</sub>, C<sub>D3</sub>, C<sub>D4</sub>, C<sub>D5</sub>, C<sub>D7</sub>, and C<sub>7</sub> are supply decoupling capacitors, whose values depend on PCB artwork and stack-up information.

The components' values listed in Table 3 are selected for 2-layer reference PCB design.



\*\*\* GND is bottom pad (down-bonding pad) in the above schematic  
**Figure 3. MG2470 Typical Application Circuit**