



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



MMA955xL Intelligent Motion-Sensing Platform

Devices Supported:

MMA9550L

MMA9551L

MMA9552L

MMA9553L

Document Number: MMA955xLRM

Rev. 0, 06/2011



How to Reach Us:

Home Page:

www.freescale.com

Web Support:

<http://www.freescale.com/support>

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

Freescale Semiconductor Literature Distribution Center
1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale, the Freescale logo, CodeWarrior and ColdFire are trademarks of Freescale Semiconductor, Inc. The Energy Efficient Solutions Logo and Xtrinsic are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.
© Freescale Semiconductor, Inc. 2011. All rights reserved.

MMA955xLRM
Rev. 0
06/2011



Contents

Section Number	Title	Page
Chapter 1 About This Document		
1.1	Overview	15
1.1.1	Purpose	15
1.1.2	Audience	15
1.2	Conventions	15
Chapter 2 Introduction		
2.1	Hardware Features	20
2.2	Software Features	21
2.3	Typical Applications	21
Chapter 3 Pins and Connections		
3.1	Package Pinout	23
3.1.1	Pin Functions	24
3.1.2	Sensing Direction and Output Response	25
3.2	Pin Descriptions	25
3.2.1	VDD and VSS	25
3.2.2	VDDA and VSSA	25
3.2.3	RESETB	26
3.2.4	Slave I2C: SDA0 and SCL0	26
3.2.5	Master I2C: SDA1 and SCL1	26
3.2.6	Analog-to-Digital Conversion: AN0, AN1	26
3.2.7	Rapid General-Purpose I/O: RGPIO[9:0]	26
3.2.8	Interrupts: INT	27
3.2.9	Debug/Mode Control: BKGD/MS	27
3.2.10	Timer: PDB_A and PDB_B	27
3.2.11	Slave SPI Interface: SCLK, SDI, SDO and SSB	27
3.3	System Connections	27
3.3.1	MMA955xL as an Intelligent Slave	27
3.3.2	MMA955xL as a Sensor Hub	28
3.3.3	Power	29
3.3.4	RESETB Pin	29
3.3.5	Background / Mode Select (BKGD/MS)	30
Chapter 4 Operational Phases and Modes of Operation		
4.1	Modes of Operation	31
4.2	Frame Structure	31
4.2.1	Overview	31
4.2.2	Definitions	32
4.2.3	Additional Timing Parameters	33
4.2.4	Phase Triggers	34

Section Number	Title	Page
4.3	Clock Operation as a Function of Mode/Phase	35
4.4	Power Control Modes of Operation	36

Chapter 5 Memory Maps

5.1	High Level Memory Map	39
5.2	Alignment Issues	41
5.3	Memory Mapped Components	42
5.3.1	Interrupt Controller	42
5.3.2	Nonvolatile Register Area	42
5.3.3	RGPIO	42
5.4	Detailed Register Set	43
5.5	Interrupt Vector Table	47
5.6	RAM	49

Chapter 6 Flash Memory Controller

6.1	Introduction	51
6.1.1	Overview	51
6.1.2	Features	52
6.2	Theory of Operation	52
6.3	Modes of Operation	53
6.3.1	Flash IDLE	53
6.3.2	Flash READ	53
6.3.3	Flash PROGRAM	53
6.3.4	Flash ERASE	53
6.4	Memory Maps	53
6.4.1	Array Memory Map	53
6.4.2	Register Memory Map	54
6.5	FLASH Registers and Control Bits	54
6.5.1	Flash Options Register (FOPT)	55
6.6	Initialization Information	57
6.6.1	Factory	57
6.6.2	End User	57
6.7	Programming Model	57
6.8	Security	58

Chapter 7 ROM

7.1	Introduction	61
7.2	Boot ROM	61
7.2.1	Boot Step 1: RESET	61
7.2.2	Boot Step 2: Load PC and SSP	63
7.2.3	Boot Step 3: Load Configuration Parameters	63
7.2.4	Boot Steps 4 and 9: For Flash Boots, Jump to Flash	64
7.2.5	Boot Step 5: Initialize Command Interpreter	65
7.2.6	Boot Step 6: Launch ROM Command Interpreter	66

Section Number	Title	Page
7.3	Security and Rights Management	66
7.3.1	Access and Security Rules of Thumb	66
7.3.2	Security	66
7.4	Rights Management	67
7.4.1	Memory-Map Restrictions	67
7.4.2	Rights-Management Variables	67
7.4.2.1	Device ID (DID)	67
7.4.2.2	Page-Release Register (PRR)	68
7.4.2.3	Hardware Restrictions	68
7.5	ROM Command Interpreter	68
7.5.1	Callable Utilities	68
7.5.2	Packet Transfers and Commands Overview	69
7.5.3	Common Error Codes	69
7.5.4	CI_DEV_INFO	70
7.5.4.1	CI_DEV_INFO Command Packet Format	70
7.5.4.2	CI_DEV_INFO Response Packet Format	71
7.5.4.3	Access/Security Policies for this Command	72
7.5.5	CI_READ_WRITE	72
7.5.5.1	Description	72
7.5.5.2	Read/Write Memory Command Packet Format	73
7.5.5.3	Read/Write Memory Response Packet Format	74
7.5.5.4	Access/Security Policies for this Command	75
7.5.5.5	Read/Write Memory Example	76
7.5.6	CI_ERASE	77
7.5.6.1	Erase Flash Function Description	77
7.5.6.2	Erase Command Packet Format	77
7.5.6.3	Erase Command Response Packet Format	78
7.5.6.4	Access/Security Policies for this Command	79
7.5.6.5	Erase Example	79
7.5.7	CI_CRC	80
7.5.7.1	Checksum Command Packet Format	81
7.5.7.2	CRC Response Packet Format	81
7.5.7.3	Access/Security Policies for this Command	82
7.5.7.4	CRC Example	82
7.5.8	CI_RESET	83
7.5.8.1	Command Packet Format	84
7.5.8.2	Response Packet Format	84
7.5.8.3	Access/Security Policies for this Command	85
7.5.9	CI_PROTECT and CI_UNPROTECT	85
7.5.9.1	CI_PROTECT Command Packet Format	85
7.5.9.2	CI_UNPROTECT Command Packet Format	85
7.5.9.3	CI_PROTECT and CI_UNPROTECT Response Packets Format	86
7.5.9.4	Access/Security Policies for these Commands	86
7.6	User Callable ROM Functions	86

Section Number	Title	Page
7.6.1	RMF_GET_DEVICE_INFO	90
	7.6.1.1 Description	90
	7.6.1.2 Input Structure Syntax	90
	7.6.1.3 Output Structure Syntax	90
	7.6.1.4 Error Codes	90
	7.6.1.5 Operation	90
	7.6.1.6 Access/Security Policies for RMF_GET_DEVICE_INFO	91
	7.6.1.7 Example Use	91
7.6.2	RMF_FLASH_PROGRAM	91
	7.6.2.1 Description	91
	7.6.2.2 Input Structure Syntax	91
	7.6.2.3 Input Parameters	92
	7.6.2.4 Output Structure Syntax	92
	7.6.2.5 Output Parameters	92
	7.6.2.6 Access/Security Policies for this Function	92
	7.6.2.7 Example Use	92
7.6.3	RMF_FLASH_ERASE	93
	7.6.3.1 Description	93
	7.6.3.2 Input Structure Syntax	94
	7.6.3.3 Input Parameters	94
	7.6.3.4 Output Structure Syntax	94
	7.6.3.5 Output Parameters	94
	7.6.3.6 Access/Security Policies for this Function	95
	7.6.3.7 Example Use	95
7.6.4	RMF_FLASH_PROTECT and RMF_FLASH_UNPROTECT	95
	7.6.4.1 Description	95
	7.6.4.2 Input Structure Syntax	96
	7.6.4.3 Output Structure Syntax	96
	7.6.4.4 Access/Security Policies for RMF_FLASH_PROTECT/UNPROTECT	96
	7.6.4.5 Example Use	96
7.6.5	RMF_FLASH_UNSECURE	96
	7.6.5.1 Description	96
	7.6.5.2 Input Structure Syntax	96
	7.6.5.3 Output Structure Syntax	96
	7.6.5.4 Access/Security Policies for RMF_FLASH_UNSECURE	96
	7.6.5.5 Example Use	97
7.6.6	RMF_CRC	97
	7.6.6.1 Description	97
	7.6.6.2 Input Structure Syntax	97
	7.6.6.3 Input Parameters	97
	7.6.6.4 Output Structure Syntax	97
	7.6.6.5 Error Codes	98
	7.6.6.6 Example Use	98
	7.6.6.7 Access/Security Policies for RMF_CRC	98

Section Number	Title	Page
Chapter 8 Slave Interface		
8.1	Introduction	99
8.1.1	I2C Features	100
8.1.2	I2C Limitations	100
8.1.3	SPI	101
8.1.4	SPI Features	102
8.1.5	SPI Limitations	103
8.2	Module Memory Map	103
8.3	Data Coherency Issues	103
8.3.1	Read Buffer	104
8.3.2	Binary Semaphore (Mutex) Operation	105
8.4	Register Definitions	106
8.4.1	Mailbox Registers	106
8.4.2	Semaphore Registers	107
8.4.3	Slave I2C Address Register	108
8.4.4	Slave Port Status and Control Registers	108
8.4.5	Write Status Registers	110
8.4.6	Read Status Registers	111
8.4.7	Mutex Timeout Registers	112
8.4.8	Slave Port Output Interrupt (INT_O) Control Register	113
8.5	I2C Serial Protocol and Timing	116
8.5.1	Baud Rates	116
8.5.2	Serial-Addressing	116
8.5.3	Start, Stop and Repeated Start Conditions	116
8.5.4	Bit Transfer	117
8.5.5	Acknowledge	117
8.5.6	The Slave Address	118
8.5.7	Message Format for Writing	119
8.5.8	Message Format for Reading MMA955xL	120
8.6	SPI Serial Protocol and Timing	122
8.6.1	SPI Read Operation	123
8.6.2	SPI Write Operation	125
8.7	Interrupts	126
8.7.1	Mailbox Interrupt	126
8.7.2	Semaphore Interrupts	127
8.8	Reset Operation	127
Chapter 9 Inter-Integrated Circuit		
9.1	Introduction	129
9.1.1	Features	129
9.1.2	Modes of Operation	130
9.1.3	Block Diagram	130
9.2	External Signal Description	131
9.2.1	SCL — Serial Clock Line	131

Section Number	Title	Page
9.2.2	SDA — Serial Data Line	131
9.3	Register Definition	132
9.3.1	Module Memory Map	132
9.3.2	I ² C Address Register 1 (IICA1)	132
9.3.3	I ² C Frequency Divider Register (IICF)	133
9.3.4	I ² C Control Register (IICC1)	135
9.3.5	I ² C Status Register (IICS)	136
9.3.6	I ² C Data I/O Register (IICD)	138
9.3.7	I ² C Control Register 2 (IICC2)	138
9.3.8	I ² C Programmable Input Glitch Filter (IICFLT)	139
9.4	Functional Description	140
9.4.1	I ² C Protocol	140
9.4.1.1	START Signal	141
9.4.1.2	Slave Address Transmission	141
9.4.1.3	Data Transfer	142
9.4.1.4	STOP Signal	142
9.4.1.5	Repeated START Signal	142
9.4.1.6	Arbitration Procedure	142
9.4.1.7	Clock Synchronization	143
9.4.1.8	Handshaking	143
9.4.1.9	Clock Stretching	143
9.4.2	10-Bit Address	144
9.4.2.1	Master-Transmitter Addresses a Slave-Receiver	144
9.4.2.2	Master-Receiver Addresses a Slave-Transmitter	144
9.4.3	Address Matching	145
9.5	Resets	145
9.6	Interrupts	145
9.6.1	Byte Transfer Interrupt	146
9.6.2	Address Detect Interrupt	146
9.6.3	Exit from Low-Power/Stop Modes	146
9.6.4	Arbitration Lost Interrupt	146
9.6.5	Programmable Input Glitch Filter	147
9.6.6	Address Matching Wake-up	147
9.7	Initialization/Application Information	148

Chapter 10 Analog Front End

10.1	Introduction	153
10.2	Features	153
10.3	AFE Architecture and Theory of Operation	153
10.3.1	ADC Operation	154
10.3.2	Accelerometer Principle of Operation	156
10.4	Memory Map Overview	159

Section Number	Title	Page
Chapter 11 System Integration Module (SIM)		
11.1	Introduction	161
11.2	Reset Generation	162
11.2.1	Reset Sources	162
11.2.2	Reset Outputs	163
11.3	Mode Control	165
11.3.1	STOP Mode	165
11.3.2	DEBUG Modes	166
11.4	Oscillator Control	167
11.4.1	General	167
11.4.2	CPU	167
11.5	Clock Gating	167
11.6	Module Memory Map	168
11.7	Registers Descriptions	169
11.7.1	STOPCR - STOP Control Register	169
11.7.2	FCSR - Frame Control and Status Register	170
11.7.3	RCSR - Reset Control and Status Register	171
11.7.4	Peripheral Clock Enable Registers	174
11.7.5	SIM Pin Mux Control Registers	176
Chapter 12 On-Chip Oscillator (CLKGEN)		
12.1	Introduction	179
12.2	High-Level Overview	179
12.3	Module Memory Map	181
12.4	Registers Descriptions	182
12.4.1	CK_OSCTRL - Oscillator Control Register	182
12.5	Interrupts	183
Chapter 13 Programmable Delay Block (PDB)		
13.1	Introduction	185
13.1.1	Features	185
13.1.2	Modes of Operation	185
13.1.3	Block Diagram	186
13.2	Memory Map and Registers	187
13.2.1	Memory Map	187
13.2.2	Registers Descriptions	187
13.2.2.1	PDB Control and Status Register (CSR)	187
13.2.2.2	PDB Delay A and Delay B Registers (DELAYA and DELAYB)	189
13.2.2.3	PDB Modulus Register (MOD)	190
13.2.2.4	PDB COUNT Register (COUNT)	190
13.2.3	Functional Description	190
13.2.3.1	Miscellaneous Concerns and SoC Integration	190
13.3	Resets	191
13.4	Clocks	191

Section Number	Title	Page
13.5	Interrupts	191
Chapter 14 Port Controls		
14.1	MMA955xL Port Control Customizations	193
14.1.1	General Rules	193
14.1.2	Exceptions to the General Rules	194
14.1.3	Pins Not Covered by the Port Control Modules	194
14.2	Standard Pin Controls	194
14.2.1	Pin Controls Overview	194
14.2.2	Pin Controls Programming Model	195
14.2.2.1	Port x Pull-Up Enable Register (PCxPE)	196
14.2.2.2	Port x Slew Rate Enable Register (PCxSE)	196
14.2.2.3	Port x Drive Strength Selection Register (PCxDS)	197
14.2.2.4	Port x Input Filter Enable Register (PCxIFE)	197
Chapter 15 Rapid GPIO (RGPIO)		
15.1	Introduction	199
15.1.1	Overview	199
15.1.2	Features	200
15.1.3	Modes of Operation	201
15.2	External Signal Description	201
15.2.1	Overview	201
15.2.2	Detailed Signal Descriptions	201
15.3	Memory Map/Register Definition	201
15.3.1	RGPIO Data Direction (RGPIO_DIR)	202
15.3.2	RGPIO Data (RGPIO_DATA)	203
15.3.3	RGPIO Pin Enable (RGPIO_ENB)	204
15.3.4	RGPIO Clear Data (RGPIO_CLR)	204
15.3.5	RGPIO Set Data (RGPIO_SET)	205
15.3.6	RGPIO Toggle Data (RGPIO_TOG)	205
15.4	Functional Description	206
15.5	Initialization Information	206
15.6	Application Information	206
15.6.1	Application 1: Simple Square-Wave Generation	206
15.6.2	Application 2: 16-bit Message Transmission using SPI Protocol	207
Chapter 16 Pin Interrupt Function		
16.1	Overview	209
16.2	Features	209
16.3	Modes of Operation	209
16.4	Block Diagram	209
16.5	Signal Description	210
16.6	Memory Map and Registers	210
16.6.1	Module Memory Map	210

Section Number	Title	Page
16.6.2	Register Descriptions	211
16.6.2.1	Interrupt Status and Control Register (IRQSC)	211
16.7	Functional Description	212
16.7.1	External Interrupt Pin	212
16.7.2	IRQ Edge Select	212
16.7.3	IRQ Sensitivity	212
16.7.4	IRQ Interrupts	212
16.7.5	Clearing an IRQ Interrupt Request	213
16.8	Exit from Low-Power Modes	213
16.8.1	STOP	213
16.9	Resets	213
16.10	Interrupts	214

Chapter 17 16-Bit Modulo Timer

17.1	Introduction	215
17.2	Features	215
17.2.1	Block Diagram	216
17.2.2	Modes of Operation	216
17.2.2.1	MTIM16 in Stop Modes	216
17.2.2.2	MTIM16 in Active Background Mode	216
17.3	Register Definition	216
17.3.1	MTIM16 Status and Control Register (MTIMxSC)	217
17.3.2	MTIM16 Clock Configuration Register (MTIMxCLK)	217
17.3.3	MTIM16 Counter Register High/Low (MTIMxCNTH:L)	218
17.3.4	MTIM16 Modulo Register High/Low (MTIMxMODH/MTIMxMODL)	219
17.4	Functional Description	220
17.4.1	MTIM16 Operation Example	222

Chapter 18 Timer/PWM Module (TPM)

18.1	Introduction	223
18.1.1	Features	223
18.1.2	Modes of Operation	224
18.1.2.1	Input Capture Mode	224
18.1.2.2	Output Compare Mode	224
18.1.2.3	Edge-Aligned PWM Mode	224
18.1.2.4	Center-Aligned PWM mode	225
18.1.3	Block Diagram	226
18.2	Signal Description	227
18.2.1	Detailed Signal Descriptions	227
18.2.1.1	TPMxCH n — TPM Channel n I/O Pins	227
18.3	Register Definition	229
18.3.1	TPM Status and Control Register (TPMxSC)	229
18.3.2	TPM-Counter Registers (TPMxCNTH:TPMxCNTL)	231
18.3.3	TPM Counter Modulo Registers (TPMxMODH:TPMxMODL)	232

Section Number	Title	Page
18.3.4	TPM Channel n Status and Control Register (TPMxCnSC)	233
18.3.5	TPM Channel Value Registers (TPMxCnVH:TPMxCnVL)	234
18.4	Functional Description	235
18.4.1	Counter	236
18.4.1.1	Counter Clock Source	236
18.4.1.2	Counter Overflow and Modulo Reset	236
18.4.1.3	Counting Modes	236
18.4.1.4	Manual Counter Reset	237
18.4.2	Channel Mode Selection	237
18.4.2.1	Input Capture Mode	237
18.4.2.2	Output Compare Mode	237
18.4.2.3	Edge-Aligned PWM Mode	238
18.4.2.4	Center-Aligned PWM Mode	239
18.5	Reset Overview	240
18.5.1	General	240
18.5.2	Description of Reset Operation	240
18.6	Interrupts	240
18.6.1	General	240
18.6.2	Description of Interrupt Operation	241
18.6.2.1	Timer Overflow Interrupt (TOF) Description	241
18.6.2.2	Channel Event Interrupt Description	241

Chapter 19 Interrupt Controller (CF1_INTC)

19.1	Introduction	243
19.1.1	Overview	244
19.1.2	Features	247
19.1.3	Modes of Operation	248
19.2	External Signal Description	248
19.3	Memory Map and Register Definition	248
19.3.1	Memory Map	248
19.3.2	Register Descriptions	249
19.3.2.1	INTC Force Interrupt Register (INTC_FRC)	249
19.3.2.2	INTC Programmable Level 6, Priority {7,6} Registers (INTC_PL6P{7,6})	250
19.3.2.3	INTC Wake-up Control Register (INTC_WCR)	251
19.3.2.4	INTC Set Interrupt Force Register (INTC_SFRC)	252
19.3.2.5	INTC Clear Interrupt Force Register (INTC_CFRC)	253
19.3.2.6	INTC Software and Level- <i>n</i> IACK Registers (<i>n</i> = 1,2,3,...,7)	254
19.4	Functional Description	255
19.4.1	Handling of Non-Maskable Level 7 Interrupt Requests	255
19.5	Initialization Information	255
19.6	Application Information	255
19.6.1	Emulation of the HCS08's 1-Level IRQ Handling	255
19.6.2	Using INTC_PL6P{7,6} Registers	256

Section Number	Title	Page
19.6.3	More on Software IACKs	256

Chapter 20 ColdFire Core

20.1	Introduction	259
20.2	Overview	259
20.3	Memory Map/Register Description	260
20.3.1	Data Registers (D0–D7)	262
20.3.2	Address Registers (A0–A6)	262
20.3.3	Supervisor/User Stack Pointers (A7 and OTHER_A7)	262
20.3.3.1	Condition Code Register (CCR)	263
20.3.4	Program Counter (PC)	264
20.3.5	Vector Base Register (VBR)	264
20.3.6	CPU Configuration Register (CPUCR)	265
20.3.7	Status Register (SR)	266
20.4	Functional Description	267
20.4.1	Instruction Set Architecture (ISA_C)	267
20.4.2	Exception Processing Overview	268
20.4.2.1	Exception Stack Frame Definition	271
20.4.3	Processor Exceptions	272
20.4.3.1	Access Error Exception	272
20.4.3.2	Address Error Exception	273
20.4.3.3	Illegal Instruction Exception	273
20.4.3.4	Privilege Violation	274
20.4.3.5	Trace Exception	275
20.4.3.6	Unimplemented Line-A Opcode	275
20.4.3.7	Unimplemented Line-F Opcode	275
20.4.3.8	Debug Interrupt	276
20.4.3.9	RTE and Format Error Exception	276
20.4.3.10	TRAP Instruction Exception	276
20.4.3.11	Unsupported Instruction Exception	276
20.4.3.12	Interrupt Exception	277
20.4.3.13	Fault-on-Fault Halt	277
20.4.3.14	Reset Exception	277
20.4.4	Instruction Execution Timing	280
20.4.4.1	Timing Assumptions	280
20.4.4.2	MOVE Instruction Execution Times	281
20.4.4.3	Standard One Operand Instruction Execution Times	282
20.4.4.4	Standard Two Operand Instruction Execution Times	283
20.4.4.5	Miscellaneous Instruction Execution Times	285
20.4.4.6	Branch Instruction Execution Times	286

Section Number	Title	Page
Chapter 21 Version 1 ColdFire Debug (CF1_DEBUG)		
21.1	Introduction	287
21.1.1	Overview	288
21.1.2	Features	289
21.1.3	Modes of Operations	289
21.2	External Signal Descriptions	291
21.3	Memory Map/Register Definition	292
21.3.1	Configuration/Status Register (CSR)	294
21.3.2	Extended Configuration/Status Register (XCSR)	296
21.3.3	Configuration/Status Register 2 (CSR2)	299
21.3.4	BDM Address Attribute Register (BAAR)	304
21.3.5	Address Attribute Trigger Register (AATR)	304
21.3.6	Trigger Definition Register (TDR)	306
21.3.7	Program Counter Breakpoint/Mask Registers (PBR0–3, PBMR)	309
21.3.8	Address Breakpoint Registers (ABLR, ABHR)	310
21.3.9	Data Breakpoint and Mask Registers (DBR, DBMR)	311
21.3.10	Resulting Set of Possible Trigger Combinations	312
21.4	Functional Description	313
21.4.1	Background Debug Mode (BDM)	313
21.4.1.1	CPU Halt	313
21.4.1.2	Background Debug Serial Interface Controller (BDC)	315
21.4.1.3	BDM Communication Details	316
21.4.1.4	BDM Command Set Descriptions	319
21.4.1.5	BDM Command Set Summary	321
21.4.1.6	GO	329
21.4.1.7	Serial Interface Hardware Handshake Protocol	336
21.4.1.8	Hardware Handshake Abort Procedure	338
21.4.2	Real-Time Debug Support	341
21.4.3	Freescale-Recommended BDM Pinout	341

Chapter 1 About This Document

1.1 Overview

1.1.1 Purpose

This reference manual describes the features, architecture and programming model of the MMA955xL, an intelligent, three-axis accelerometer.

1.1.2 Audience

This document is primarily for system architects and software application developers who are using or considering use of the MMA955xL in a system.

1.2 Conventions

This document uses the following notational conventions:

cleared/set	When a bit takes the value 0, it is said to be cleared; when it takes a value of 1, it is said to be set.
MNEMONICS	In text, instruction mnemonics are shown in uppercase.
mnemonics	In code and tables, instruction mnemonics are shown in lowercase.
<i>italics</i>	Italics indicate variable command parameters. Book titles also are italicized.
0x0	Prefix to denote a hexadecimal number
0b0	Prefix to denote a binary number
REG[FIELD]	Abbreviations for registers are shown in uppercase. Specific bits, fields or ranges appear in brackets. For example, RAMBAR[BA] identifies the base address field in the RAM base-address register.
nibble	A 4-bit data unit
byte	An 8-bit data unit
word	A 16-bit data unit
longword	A 32-bit data unit
x	In some contexts, such as signal encodings, x indicates a “do not care.”
n	Used to express an undefined numerical value.
~	NOT logical operator
&	AND logical operator

	OR logical operator
	Field concatenation operator
<u>OVERBAR</u>	Indicates that a signal is active-low.

Register Figure Conventions

This document uses the following conventions for the register reset values:

—	The bit is undefined at reset.
u	The bit is unaffected by reset.
[<i>signal_name</i>]	Reset value is determined by the polarity of the indicated signal.

The following register fields are used:

R	0	Indicates a reserved bit field in a memory-mapped register. These bits are always read as 0.
W		

R	1	Indicates a reserved bit field in a memory-mapped register. These bits are always read as 1.
W		

R	FIELDNAME	Indicates a read/write bit.
W		

R	FIELDNAME	Indicates a read-only bit field in a memory-mapped register.
W		

R		Indicates a write-only bit field in a memory-mapped register.
W	FIELDNAME	

R	FIELDNAME	Write 1 to clear: indicates that writing a 1 to this bit field clears it.
W	w1c	

R	0	Indicates a self-clearing bit.
W	FIELDNAME	

References

1. IEEE Standard Test Access Port and Boundary-Scan Architecture, IEEE Std. 1149.1™-2001 (R2008)
2. The I²C-Bus Specification Version 2.1, January 2000, Philips Semiconductors
3. I²C-Bus Specification and User Manual, NXP Semiconductors Document UM10204, Rev. 03 - 19 June 2007
4. ColdFire Family Programmer's Reference Manual, Freescale Semiconductor, CFPRM Rev. 3, 02/2005
5. Wikipedia entry for "Semaphore": [http://en.wikipedia.org/wiki/Semaphore_\(programming\)](http://en.wikipedia.org/wiki/Semaphore_(programming))

6. *ITU-T V.41 Recommendation: Code-Independent Error Control System*, available at <http://www.itu.int/publications/index.html>.
7. *ITU-T X.25 Recommendation: Interface between Data Terminal Equipment (DTE) and Data Circuit-terminating Equipment (DCE) for terminals operating in the packet mode and connected to public data networks by dedicated circuit*, available at <http://www.itu.int/publications/index.html>.
8. *ITU-T T.30 Recommendation: Procedures for document facsimile transmission in the general switched telephone network*, available at <http://www.itu.int/publications/index.html>.

Chapter 2 Introduction

The MMA955xL three-axis accelerometer is a member of Freescale's Xtrinsic family of intelligent sensor platforms. This device incorporates dedicated accelerometer MEMS transducers, signal conditioning, data conversion and a 32-bit, programmable microcontroller.

This unique blend transforms Freescale's MMA955xL into an intelligent, high-precision motion-sensing platform able to manage multiple sensor inputs and make system-level decisions required for sophisticated applications such as gesture recognition, pedometer functionality and eCompass tilt compensation and calibration.

The MMA955xL is programmed and configured with CodeWarrior Development Studio software. This integrated-design environment enables customers to quickly and easily shape and implement custom algorithms and features to exactly match their application needs.

Using its master I²C module, the MMA955xL can manage secondary sensors such as pressure sensors, magnetometers or gyroscopes. This allows sensor initialization, calibration, data compensation and computation functions to be off-loaded from the system application processor. Multiple sensor inputs can be easily consolidated by the MMA955xL which acts as an intelligent sensing hub and highly configurable decision engine. Total system power consumption is significantly reduced as the application processor stays powered down until absolutely needed.




Figure 2-1. Block Diagram of the MMA955xL

2.1 Hardware Features

- Three accelerometer operating ranges:
 - $\pm 2g$: Suits most user-interaction (mouse) motions and free fall
 - $\pm 4g$: Covers most regular human dynamics (walking, jogging)
 - $\pm 8g$: Detects most abrupt activities (gaming)
- Integrated temperature sensor
- One slave SPI or I²C interface operates up to 2 MHz dedicated to communication with host processor
- One master I²C interface operates up to 400 kbps used to communicate with external sensors
- 10, 12, 14 and 16-bit ADC trimmed data formats available.
- 1.8V Supply Voltage
- 32-bit ColdFire V1 CPU
- Extensive set of power management features and low power modes.

- Single Wire Background Debug Mode (BDM) pin interface
- 16 KB Flash Memory
- 2 KB random access memory
- ROM-based flash controller and slave port command line interpreter
- Two channel timer with input capture, output capture or edge-aligned PWM
- Programmable delay block for scheduling events relative to start of frame
- Modulo timer for scheduling periodic events

2.2 Software Features

This device may be programmed to provide any of the following:

- Orientation Detection (Portrait/Landscape)
- High-g/Low-g Threshold Detection
- Pulse Detection (Single, Double and Directional Tap)
- Auto Wake/Sleep
- Linear and Rotational Freefall
- Flick Detection
- Embedded Smart FIFO
- Power Management
- Pedometer
- Shock, Vibration and Sudden Motion Detection
- Tilt Compensated eCompass and Calibration (soft iron and hard iron)

The association of a high-performance accelerometer with a powerful, embedded ColdFire V1 MCU core gives the possibility to grow and customize this list in an unprecedented way.

2.3 Typical Applications

This low-power intelligent sensor is optimized for use in portable and mobile consumer products such as:

- Mobile phones/PMP/PDA/digital cameras
 - Orientation Detection (Portrait/Landscape)
 - Image Stability
 - Tilt control enabled with higher resolution
 - Gesture Recognition
 - Tap to Control
 - Auto Wake/Sleep for low power consumption
- Smartbooks/eReaders/Netbooks/Laptops
 - Anti-theft
 - Freefall Detection for Hard Disk Drives
 - Orientation Detection


- Tap Detection
- Pedometers
- Gaming and Toys
- eCompass Tilt Compensation
- Personal Navigation Devices (PNDs)
- Public Transportation Ticketing Systems
- Activity Monitoring in Medical Applications
- Security
 - Anti-theft
 - Shock Detection
 - Tilt
- Fleet Monitoring, Tracking
 - Dead Reckoning
 - System Auto Wake-up on Movement
 - Detection
 - Shock Recording
 - Anti-theft
- Power Tools and Small Appliances
 - Tilt
 - Safety Shut-off

Chapter 3 Pins and Connections

3.1 Package Pinout

The package pinout definition for this device is designed as a superset of functions found on competitive devices, as well as other Freescale offerings. All pins on the device are utilized and many have multiple possible uses.

The following sections describe the pinout. Users may select from multiple pin functions via the SIM pin mux-control registers.



X, Y, Z arrows indicate package reference frame

Figure 3-1. Device Pinout and Coordinate System

3.1.1 Pin Functions

Table 3-1 summarizes functional options for each of the device's pins.

Table 3-1. Pin Functions

Pin #	Pin Function #1 ¹	Pin Function #2	Pin Function #3	Description
1	V _{DD}			Digital power supply
2	BKGD/MS	RGPIO9		Background debug/mode select RGPIO9
3	RESETB ²			Active low reset
4	SCL0	RGPIO0	SCLK	Serial clock for slave I ² C/RGPIO0/Serial clock for slave SPI
5	V _{SS}			Digital ground
6	SDA0	RGPIO1	SDI	Serial data for slave I ² C/RGPIO1/SPI serial data input
7	RGPIO2	SCL1	SDO	RGPIO2/Serial clock for master I ² C/SPI serial data output
8 ³	RGPIO3	SDA1	SSB	RGPIO3/Serial data for master I ² C/SPI slave select
9	RGPIO4	INT		RGPIO4/Interrupt input
10	RESERVED (Connect to V _{SS})			Must be connected to GND externally
11	RGPIO5	PDB_A	INT_O	RGPIO5/PDB_A
12	RGPIO6	AN0	TPMCH0	RGPIO6/ADC Input 0 / TPM Channel 0
13	RGPIO7	AN1	TPMCH1	RGPIO7/ADC Input 1 / TPM Channel 1
14	V _{DDA}			Analog power
15	RGPIO8	PDB_B		RGPIO8/PDB_B
16	V _{SSA}			Analog ground

¹ Pin Function 1 represents the reset state of the device. Pin functions may be changed via the SIM pin mux-control registers (Section 11.7.5, "SIM Pin Mux Control Registers").

² RESETB is an open-drain, bidirectional pin. By default, the output function is not on.

³ RGPIO3/SDA1/SSB = LOW at startup indicates that SPI should be used as slave instead of the I²C module.

3.1.2 Sensing Direction and Output Response




Figure 3-2. Sensing Direction and Output Response

3.2 Pin Descriptions

The following sections provide descriptions of the various pin functions available on the MMA955xL devices. Ten of the device pins are multiplexed with Rapid GPIO (RGPIO) functions. (See [Chapter 15, “Rapid GPIO \(RGPIO\)”](#).) The “Primary Pin Function #1” column of [Table 3-1](#) lists the functions that are active when the device exits the reset state. The pin mux control registers in the System Integration Module (or SIM) can be used to change pin assignments for these pins after reset. (See [Chapter 11, “System Integration Module \(SIM\)”](#).)

3.2.1 V_{DD} and V_{SS}

These are the digital power and ground pins and must be connected to the same voltage. V_{DD} is nominally 1.8V for this device.

3.2.2 V_{DDA} and V_{SSA}

These are the analog-power and ground pins. V_{DDA} is nominally 1.8V for this device and must be filtered to remove any digital noise that may be present on the supply. V_{DDA} is usually connected to V_{DD} through an appropriate filtering network.