

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







## Freescale Semiconductor Technical Data

Document Number: MPC8379EEC

Rev. 8, 05/2012

# MPC8379E PowerQUICC II Pro Processor Hardware Specifications

This document provides an overview of the MPC8379E PowerQUICC II Pro processor features, including a block diagram showing the major functional components. This chip is a cost-effective, low-power, highly integrated host processor that addresses the requirements of several printing and imaging, consumer, and industrial applications, including main CPUs and I/O processors in printing systems, networking switches and line cards, wireless LANs (WLANs), network access servers (NAS), VPN routers, intelligent NIC, and industrial controllers. This chip extends the PowerQUICC family, adding higher CPU performance, additional functionality, and faster interfaces while addressing the requirements related to time-to-market, price, power consumption, and package size.

## 1 Overview

This chip incorporates the e300c4s core, which includes 32 KB of L1 instruction and data caches and on-chip memory management units (MMUs). The device offers two enhanced three-speed 10, 100, 1000 Mbps Ethernet interfaces, a DDR1/DDR2 SDRAM memory controller, a flexible, a 32-bit local bus controller, a 32-bit PCI controller, an optional dedicated security engine, a USB 2.0 dual-role controller, a programmable interrupt

## 

2.	Electrical Characteristics	6
3.	Power Characteristics	10
4.	Clock Input Timing	13
5.	RESET Initialization	15
6.	DDR1 and DDR2 SDRAM	16
7.	DUART	22
8.	Ethernet: Enhanced Three-Speed Ethernet (eTSEC)	23
9.	USB	32
10.	Local Bus	34
11.	Enhanced Secure Digital Host Controller (eSDHC)	43
12.	JTAG	51
13.	I <sup>2</sup> C	55
14.	PCI	57
15.	Serial ATA (SATA)	59
16.	Timers	64
17.	GPIO	65
18.	IPIC	66
19.	SPI	66
20.	High-Speed Serial Interfaces (HSSI)	68
21.	Package and Pin Listings	78
22.	Clocking	97
23.	Thermal	04
24.	System Design Information	10
25.	Ordering Information	12
26.	Document Revision History	14

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.



controller, dual I<sup>2</sup>C controllers, a 4-channel DMA controller, an enhanced secured digital host controller, and a general-purpose I/O port. This figure shows the block diagram of the chip.




Figure 1. MPC8379E Block Diagram and Features

The following features are supported in the chip:

- e300c4s core built on Power Architecture® technology with 32 KB instruction cache and 32 KB data cache, a floating point unit, and two integer units
- DDR1/DDR2 memory controller supporting a 32/64-bit interface
- Peripheral interfaces, such as a 32-bit PCI interface with up to 66-MHz operation
- 32-bit local bus interface running up to 133-MHz
- USB 2.0 (full/high speed) support
- Power management controller for low-power consumption
- High degree of software compatibility with previous-generation PowerQUICC processor-based designs for backward compatibility and easier software migration
- Optional security engine provides acceleration for control and data plane security protocols

The optional security engine (SEC 3.0) is noted with the extension "E" at the end. It allows CPU-intensive cryptographic operations to be offloaded from the main CPU core. The security-processing accelerator provides hardware acceleration for the DES, 3DES, AES, SHA-1, and MD-5 algorithms.

In addition to the security engine, a new high-speed interface such as SATA, is included. This table compares the differences between MPC837xE derivatives and provides the number of ports available for each interface.

Table 1. High-Speed Interfaces on the MPC8377E, MPC8378E, and MPC8379E

Descriptions	MPC8377E	MPC8378E	MPC8379E
SGMII	0	2	0
PCI Express®	2	2	0
SATA	2	0	4

## 1.1 DDR Memory Controller

The DDR1/DDR2 memory controller includes the following features:

- Single 32- or 64-bit interface supporting both DDR1 and DDR2 SDRAM
- Support for up to 400-MHz data rate
- Support up to 4 chip selects
- 64-Mbit to 2-Gbit (for DDR1) and to 4-Gbit (for DDR2) devices with ×8/×16/×32 data ports (no direct ×4 support)
- Support for up to 32 simultaneous open pages
- Supports auto refresh
- On-the-fly power management using CKE
- 1.8-/2.5-V SSTL2 compatible I/O

## 1.2 USB Dual-Role Controller

The USB controller includes the following features:

- Supports USB on-the-go mode, including both device and host functionality, when using an external ULPI (UTMI + low-pin interface) PHY
- Complies with USB Specification, Rev. 2.0
- Supports operation as a stand-alone USB device
  - Supports one upstream facing port
  - Supports three programmable USB endpoints
- Supports operation as a stand-alone USB host controller
  - Supports USB root hub with one downstream-facing port
  - Enhanced host controller interface (EHCI) compatible
- Supports high-speed (480 Mbps), full-speed (12 Mbps), and low-speed (1.5 Mbps) operation; low-speed operation is supported only in host mode
- Supports UTMI + low pin interface (ULPI)

## 1.3 Dual Enhanced Three-Speed Ethernet Controllers (eTSECs)

The eTSECs include the following features:

- Two enhanced Ethernet interfaces can be used for RGMII/MII/RMII/RTBI
- Two controllers conform to IEEE Std 802.3®, IEEE 802.3u, IEEE 802.3x, IEEE 802.3z, IEEE 802.3au, IEEE 802.3ab, and IEEE Std 1588<sup>TM</sup> standards
- Support for Wake-on-Magic Packet<sup>TM</sup>, a method to bring the device from standby to full operating mode
- MII management interface for external PHY control and status

## 1.4 Integrated Programmable Interrupt Controller (IPIC)

The integrated programmable interrupt controller (IPIC) implements the necessary functions to provide a flexible solution for general-purpose interrupt control. The IPIC programming model is compatible with the MPC8260 interrupt controller, and it supports 8 external and 34 internal discrete interrupt sources. Interrupts can also be redirected to an external interrupt controller.

## 1.5 Power Management Controller (PMC)

The power management controller includes the following features:

- Provides power management when the device is used in both host and agent modes
- Supports PCI Power Management 1.2 D0, D1, D2, and D3hot states
- Support for PME generation in PCI agent mode, PME detection in PCI host mode
- Supports Wake-on-LAN (Magic Packet), USB, GPIO, and PCI (PME input as host)
- Supports MPC8349E backward-compatibility mode

## 1.6 Serial Peripheral Interface (SPI)

The serial peripheral interface (SPI) allows the device to exchange data between other PowerQUICC family chips, Ethernet PHYs for configuration, and peripheral devices such as EEPROMs, real-time clocks, A/D converters, and ISDN devices.

The SPI is a full-duplex, synchronous, character-oriented channel that supports a four-wire interface (receive, transmit, clock, and slave select). The SPI block consists of transmitter and receiver sections, an independent baud-rate generator, and a control unit.

# 1.7 DMA Controller, Dual I<sup>2</sup>C, DUART, Enhanced Local Bus Controller (eLBC), and Timers

The device provides an integrated four-channel DMA controller with the following features:

- Allows chaining (both extended and direct) through local memory-mapped chain descriptors (accessible by local masters)
- Supports misaligned transfers

There are two I<sup>2</sup>C controllers. These synchronous, multi-master buses can be connected to additional devices for expansion and system development.

The DUART supports full-duplex operation and is compatible with the PC16450 and PC16550 programming models. 16-byte FIFOs are supported for both the transmitter and the receiver.

The main component of the enhanced local bus controller (eLBC) is its memory controller, which provides a seamless interface to many types of memory devices and peripherals. The memory controller is responsible for controlling eight memory banks shared by a NAND Flash control machine (FCM), a general-purpose chip-select machine (GPCM), and up to three user-programmable machines (UPMs). As such, it supports a minimal glue logic interface to SRAM, EPROM, NOR Flash EPROM, NAND Flash, EPROM, burstable RAM, regular DRAM devices, extended data output DRAM devices, and other peripherals. The eLBC external address latch enable (LALE) signal allows multiplexing of addresses with data signals to reduce the device pin count.

The enhanced local bus controller also includes a number of data checking and protection features, such as data parity generation and checking, write protection, and a bus monitor to ensure that each bus cycle is terminated within a user-specified period. The local bus can operate at up to 133 MHz.

The system timers include the following features: periodic interrupt timer, real time clock, software watchdog timer, and two general-purpose timer blocks.

## 1.8 Security Engine

The optional security engine is optimized to handle all the algorithms associated with IPSec, IEEE 802.11i, and iSCSI. The security engine contains one crypto-channel, a controller, and a set of crypto execution units (EUs). The execution units are as follows:

- Data encryption standard execution unit (DEU), supporting DES and 3DES
- Advanced encryption standard unit (AESU), supporting AES
- Message digest execution unit (MDEU), supporting MD5, SHA1, SHA-256, and HMAC with any algorithm
- One crypto-channel supporting multi-command descriptor chains

#### 1.9 PCI Controller

The PCI controller includes the following features:

- PCI Specification Revision 2.3 compatible
- Single 32-bit data PCI interface operates at up to 66 MHz
- PCI 3.3-V compatible (not 5-V compatible)
- Support for host and agent modes
- On-chip arbitration, supporting 5 external masters on PCI
- Selectable hardware-enforced coherency

## 1.10 Serial ATA (SATA) Controllers

The serial ATA (SATA) controllers have the following features:

- Supports Serial ATA Rev 2.5 Specification
- Spread spectrum clocking on receive
- Asynchronous notification
- Hot Plug including asynchronous signal recovery
- Link power management
- Native command queuing
- Staggered spin-up and port multiplier support
- Port multiplier support
- SATA 1.5 and 3.0 Gb/s operation
- Interrupt driven
- Power management support
- Error handling and diagnostic features
  - Far end/near end loopback
  - Failed CRC error reporting
  - Increased ALIGN insertion rates
- Scrambling and CONT override

## 1.11 Enhanced Secured Digital Host Controller (eSDHC)

The enhanced SD host controller (eSDHC) has the following features:

- Conforms to SD Host Controller Standard Specification, Rev 2.0 with Test Event register support.
- Compatible with the MMC System Specification, Rev 4.0
- Compatible with the SD Memory Card Specification, Rev 2.0, and supports High Capacity SD memory cards
- Compatible with the SDIO Card Specification Rev, 1.2
- Designed to work with SD Memory, miniSD Memory, SDIO, miniSDIO, SD Combo, MMC, MMCplus, MMC 4x, and RS-MMC cards
- SD bus clock frequency up to 50 MHz
- Supports 1-/4-bit SD and SDIO modes, 1-/4-bit MMC modes
- Supports internal DMA capabilities

## 2 Electrical Characteristics

This section provides the AC and DC electrical specifications and thermal characteristics for the chip. The device is currently targeted to these specifications. Some of these specifications are independent of the I/O cell, but are included for a more complete reference. These are not purely I/O buffer design specifications.

#### 2.1 Overall DC Electrical Characteristics

This section covers the ratings, conditions, and other characteristics.

## 2.1.1 Absolute Maximum Ratings

This table provides the absolute maximum ratings.

Table 2. Absolute Maximum Ratings<sup>1</sup>

	Characteristic	Symbol	Max Value	Unit	Note
Core supply volta	age	$V_{DD}$	-0.3 to 1.1	V	_
PLL supply volta	ge (e300 core, eLBC, and system)	$AV_DD$	-0.3 to 1.1	V	_
DDR1 and DDR2	2 DRAM I/O voltage	GV <sub>DD</sub>	-0.3 to 2.75 -0.3 to 1.98	V	_
Three-speed Eth	ernet I/O, MII management voltage	LV <sub>DD</sub> [1,2]	-0.3 to 3.63	V	_
PCI, DUART, sys JTAG I/O voltage	stem control and power management, I <sup>2</sup> C, and	OV <sub>DD</sub>	-0.3 to 3.63	V	_
Local bus		LBV <sub>DD</sub>	-0.3 to 3.63	V	_
SerDes		L[1,2]_ <i>n</i> V <sub>DD</sub>	-0.3 to 1.1	V	6
Input voltage	DDR DRAM signals	MV <sub>IN</sub>	-0.3 to (GV <sub>DD</sub> + 0.3)	V	2, 4
	DDR DRAM reference	MV <sub>REF</sub>	-0.3 to (GV <sub>DD</sub> + 0.3)	V	2, 4
	Three-speed Ethernet signals	LV <sub>IN</sub>	-0.3 to (LV <sub>DD</sub> + 0.3)	V	_
PCI, DUART, CLKIN, system control and power management, I <sup>2</sup> C, and JTAG signals		OV <sub>IN</sub>	-0.3 to (OV <sub>DD</sub> + 0.3)	V	3, 4, 5
Local Bus		LB <sub>IN</sub>	-0.3 to (LBV <sub>DD</sub> + 0.3)	V	_
Storage tempera	ture range	T <sub>STG</sub>	-55 to 150	°C	_

#### Notes:

- 1. Functional and tested operating conditions are given in Table 3. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.
- Caution: MV<sub>IN</sub> must not exceed GV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 3. Caution: OV<sub>IN</sub> must not exceed OV<sub>DD</sub> by more than 0.3 V. This limit may be exceeded for a maximum of 20 ms during power-on reset and power-down sequences.
- 4. (M,O)V<sub>IN</sub> and MV<sub>REF</sub> may overshoot/undershoot to a voltage and for a maximum duration as shown in Figure 2.
- 5. Overshoot/undershoot by OV<sub>IN</sub> on the PCI interface does not comply to the *PCI Electrical Specification* for 3.3-V operation, as shown in Figure 2.
- 6. L[1,2]\_nVDD includes SDAVDD 0, XCOREVDD, and XPADVDD power inputs.

## 2.1.2 Power Supply Voltage Specification

This table provides recommended operating conditions for the device. Note that the values in this table are the recommended and tested operating conditions. Proper device operation outside of these conditions is not guaranteed.


**Table 3. Recommended Operating Conditions** 

Characteristic		Symbol	Recommended Value	Unit	Note
Core supply voltage	up to 667 MHz	$V_{DD}$	1.0 ± 50 mV	V	1
	800 MHz		1.05 ± 50 mV	V	1
PLL supply voltage (e300 core, eLBC and	up to 667 MHz	AV <sub>DD</sub>	1.0 ± 50 mV	V	1, 2
system)	800 MHz		1.05 ± 50 mV	V	1, 2
DDR1 and DDR2 DRAM I/O voltage		GV <sub>DD</sub>	2.5 V ± 125 mV 1.8 V ± 90 mV	V	1
Three-speed Ethernet I/O, MII management vol	ltage	LV <sub>DD</sub> [1,2]	3.3 V ± 165 mV 2.5 V ± 125 mV	V	_
PCI, local bus, DUART, system control and pow JTAG I/O voltage	er management, I <sup>2</sup> C, and	OV <sub>DD</sub>	3.3 V ± 165 mV	V	1
Local Bus		LBV <sub>DD</sub>	1.8 V ± 90 mV 2.5 V ± 125 mV 3.3 V ± 165 mV	V	_
SerDes	up to 667 MHz	L[1,2]_ <i>n</i> V <sub>DD</sub>	1.0 ± 50 mV	V	1, 3
	800 MHz		1.05 V ± 50 mV	V	1, 3
Operating temperature range	commerical	T <sub>a</sub> T <sub>j</sub>	T <sub>a</sub> =0 (min)— T <sub>j</sub> =125 (max)	°C	_
	extended temperature	T <sub>a</sub> T <sub>j</sub>	T <sub>a</sub> =-40 (min) T <sub>j</sub> =125 (max)	°C	_

#### Notes:

- GV<sub>DD</sub>, OV<sub>DD</sub>, AV<sub>DD</sub>, and V<sub>DD</sub> must track each other and must vary in the same direction—either in the positive or negative direction.
- 2. AV<sub>DD</sub> is the input to the filter discussed in Section 24.1, "PLL Power Supply Filtering," and is not necessarily the voltage at the AVDD pin.
- 3.  $L[1,2]_nV_{DD}$ ,  $SDAV_{DD_0}$ ,  $XCOREV_{DD}$ , and  $XPADV_{DD}$  power inputs.

This figure shows the undershoot and overshoot voltages at the interfaces of the device.



#### Note:

- 1. Note that  $t_{\mbox{\scriptsize interface}}$  refers to the clock period associated with the bus clock interface.
- 2. Note that with the PCI overshoot allowed (as specified above), the device does not fully comply with the maximum AC ratings and device protection guideline outlined in the PCI Rev. 2.3 Specification (Section 4.2.2.3).

Figure 2. Overshoot/Undershoot Voltage for  $GV_{DD}/LV_{DD}/OV_{DD}/LBV_{DD}$ 

## 2.1.3 chipOutput Driver Characteristics

This table provides information on the characteristics of the output driver strengths. The values are preliminary estimates.

Driver Type<sup>1</sup> Output Impedance ( $\Omega$ ) **Supply Voltage** 45 Local bus interface utilities signals  $LBV_{DD} = 2.5 \text{ V}, 3.3 \text{ V}$ 40  $LBV_{DD} = 1.8 V$ PCI signals 25  $OV_{DD} = 3.3 V$ DDR1 signal 18  $GV_{DD} = 2.5 V$  $GV_{DD} = 1.8 V$ DDR2 signal 18 eTSEC 10/100/1000 signals 45  $LV_{DD} = 2.5 \text{ V}, 3.3 \text{ V}$ DUART, system control, I<sup>2</sup>C, JTAG, SPI, and USB 45  $OV_{DD} = 3.3 V$ **GPIO** signals 45  $OV_{DD} = 3.3 V$ 

**Table 4. Output Drive Capability** 

#### Note:

1. Specialized SerDes output capabilities are described in the relevant section of the specification (such as SATA)

## 2.2 Power Sequencing

The device requires its power rails to be applied in a specific sequence in order to ensure proper device operation. During the power ramp up, before the power supplies are stable and if the I/O voltages are supplied before the core voltage, there may be a period of time that all input and output pins will actively be driven and cause contention and excessive current. To avoid actively driving the I/O pins and to eliminate excessive current draw, apply the core voltages ( $V_{DD}$  and  $AV_{DD}$ ) before the I/O voltages and assert  $\overline{PORESET}$  before the power supplies fully ramp up.  $V_{DD}$  and  $AV_{DD}$  must reach 90% of their nominal value before  $GV_{DD}$ ,  $LV_{DD}$ , and  $OV_{DD}$  reach 10% of their value, see the following figure. I/O voltage supplies— $GV_{DD}$ ,  $LV_{DD}$ , and  $OV_{DD}$ —do not have any ordering requirements with respect to one another.




Figure 3. Power-Up Sequencing Example

Note that the SerDes power supply (L[1,2] $_nV_{DD}$ ) should follow the same timing as the core supply ( $V_{DD}$ ).

The device does not require the core supply voltage and I/O supply voltages to be powered down in any particular order.

## 3 Power Characteristics

The estimated typical power dissipation for the chip device is shown in this table.

Core Frequency (MHz)	CSB/DDR Frequency (MHz)	Sleep Power at T <sub>j</sub> = 65°C (W) <sup>2</sup>	Typical Application at T <sub>j</sub> = 65°C (W) <sup>2</sup>	Typical Application at T <sub>j</sub> = 125°C (W) <sup>3</sup>	Max Application at $T_j = 125^{\circ}C$ (W) <sup>4</sup>
333	333	1.45	1.9	3.2	3.8
333	167	1.45	1.8	3.0	3.6
400	400	1.45	2.0	3.3	4.0
400	266	1.45	1.9	3.1	3.8

Table 5. Power Dissipation <sup>1</sup>

Table 5. Power Dissipation <sup>1</sup> (continued)

Core Frequency (MHz)	CSB/DDR Frequency (MHz)	Sleep Power at T <sub>j</sub> = 65°C (W) <sup>2</sup>	Typical Application at T <sub>j</sub> = 65°C (W) <sup>2</sup>	Typical Application at T <sub>j</sub> = 125°C (W) <sup>3</sup>	Max Application at $T_j = 125$ °C (W) <sup>4</sup>
450	300	1.45	2.0	3.2	3.8
450	225	1.45	1.9	3.1	3.7
500	333	1.45	2.0	3.3	3.9
500	250	1.45	1.9	3.2	3.8
533	355	1.45	2.0	3.3	4.0
333	266	1.45	2.0	3.2	3.9
600	400	1.45	2.1	3.4	4.1
000	300	1.45	2.0	3.3	4.0
667	333	1.45	2.1	3.3	4.1
007	266	1.45	2.0	3.3	3.9
800	400	1.45	2.5	3.8	4.3

#### Notes:

- 1. The values do not include I/O supply power (OV<sub>DD</sub>, LV<sub>DD</sub>, GV<sub>DD</sub>) or AV<sub>DD</sub>. For I/O power values, see Table 6.

  2. Typical power is based on a voltage of V<sub>DD</sub> = 1.0 V for core frequencies  $\leq$  667 MHz or V<sub>DD</sub> = 1.05 V for core frequencies of 800 MHz, and running a Dhrystone benchmark application.
- 3. Typical power is based on a voltage of  $V_{DD} = 1.0 \text{ V}$  for core frequencies  $\leq 667 \text{ MHz}$  or  $V_{DD} = 1.05 \text{ V}$  for core frequencies of 800 MHz, and running a Dhrystone benchmark application.
- 4. Maximum power is based on a voltage of  $V_{DD} = 1.0 \text{ V}$  for core frequencies  $\leq$  667 MHz or  $V_{DD} = 1.05 \text{ V}$  for core frequencies of 800 MHz, worst case process, and running an artificial smoke test.

This table shows the estimated typical I/O power dissipation for the device.

Table 6. Typical I/O Power Dissipation

Interface	Parameter	GV <sub>DD</sub> (1.8 V)	GV <sub>DD</sub> /LBV <sub>DD</sub> (2.5 V)	OV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (2.5 V)	L[1,2]_ <i>n</i> V <sub>DD</sub> (1.0 V)	Unit	Comments
	200 MHz data rate, 32-bit	0.28	0.35	_	_	_	_	W	_
	200 MHz data rate, 64-bit	0.41	0.49	_	_	_	_	W	
	266 MHz data rate, 32-bit	0.31	0.4	_	_	_	_	W	
	266 MHz data rate, 64-bit	0.46	0.56	_	_	_	_	W	
DDR I/O 65%	300 MHz data rate, 32-bit	0.33	0.43	_	_	_	_	W	
utilization 2 pair of	300 MHz data rate, 64-bit	0.48	0.6	_	_	_	_	W	
clocks	333 MHz data rate, 32-bit	0.35	0.45	_	_	_	_	W	
	333 MHz data rate, 64-bit	0.51	0.64	_	_	_	_	W	
	400 MHz data rate, 32-bit	0.38	_	_	_	_	_	W	
	400 MHz data rate, 64-bit	0.56	_	_	_	_	_	W	
PCI I/O Load =	33 MHz, 32-bit	_	_	0.04	_	_	_	W	_
30 pf	66 MHz, 32-bit	_	_	0.07	_	_	_	W	
	167 MHz, 32-bit	0.09	0.17	0.29	_	_	_	W	_
Local Bus	133 MHz, 32-bit	0.07	0.14	0.24	_	_	_	W	
I/O Load =	83 MHz, 32-bit	0.05	0.09	0.15	_	_	_	W	
25 pf	66 MHz, 32-bit	0.04	0.07	0.13	_	_	_	W	
	50 MHz, 32-bit	0.03	0.06	0.1	_	_	_	W	

Table 6. Typical I/O Power Dissipation (continued)

Interface	Parameter	GV <sub>DD</sub> (1.8 V)	GV <sub>DD</sub> /LBV <sub>DD</sub> (2.5 V)	OV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (3.3 V)	LV <sub>DD</sub> (2.5 V)	L[1,2]_ <i>n</i> V <sub>DD</sub> (1.0 V)	Unit	Comments
**************************************	MII or RMII	_	_	_	0.02			W	Multiply by number of interfaces used.
eTSEC I/O Load = 25 pf	RGMII or RTBI	_	_	_	_	0.05	_	W	_
USB	12 Mbps	_	_	0.01	_	_	_	W	_
(60MHz Clock)	480 Mbps	_	_	0.2	_	_	_	W	
SerDes	per lane	_	_		_	_	0.029	W	_
Other I/O	_	_	_	0.01		_	_	W	_

Note: The values given are for typical, and not worst case, switching.

## 4 Clock Input Timing

This section provides the clock input DC and AC electrical characteristics for the chip. Note that the PCI\_CLK/PCI\_SYNC\_IN signal or CLKIN signal is used as the PCI input clock depending on whether the device is configured as a host or agent device. CLKIN is used when the device is in host mode.

## 4.1 DC Electrical Characteristics

This table provides the clock input (CLKIN/PCI\_CLK) DC timing specifications for the device.

**Table 7. CLKIN DC Electrical Characteristics** 

Parameter	Condition	Symbol	Min	Max	Unit	Note
Input high voltage	_	V <sub>IH</sub>	2.7	OV <sub>DD</sub> + 0.3	V	1
Input low voltage	_	V <sub>IL</sub>	-0.3	0.4	V	1
CLKIN Input current	$0 \text{ V} \leq V_{IN} \leq OV_{DD}$	I <sub>IN</sub>	_	± 10	μΑ	_
PCI_CLK Input current	$0 \text{ V} \leq V_{IN} \leq 0.5 \text{ V or} \\ OV_{DD} - 0.5 \text{ V} \leq V_{IN} \leq OV_{DD}$	I <sub>IN</sub>	_	± 30	μΑ	_

#### Note:

<sup>1.</sup> In PCI agent mode, this specification does not comply with PCI 2.3 Specification.

#### 4.2 AC Electrical Characteristics

The primary clock source for the device can be one of two inputs, CLKIN or PCI\_CLK, depending on whether the device is configured in PCI host or PCI agent mode. This table provides the clock input (CLKIN/PCI\_CLK) AC timing specifications for the device.

Table 8.	<b>CLKIN</b>	AC	Timing	<b>Specifications</b>
----------	--------------	----	--------	-----------------------

Parameter	Symbol	Min	Typical	Max	Unit	Note
CLKIN/PCI_CLK frequency	f <sub>CLKIN</sub>	25	_	66.666	MHz	1, 6
CLKIN/PCI_CLK cycle time	t <sub>CLKIN</sub>	15	_	40	ns	_
CLKIN/PCI_CLK rise and fall time	t <sub>KH</sub> , t <sub>KL</sub>	0.6	1.0	2.3	ns	2
CLKIN/PCI_CLK duty cycle	t <sub>KHK</sub> /t <sub>CLKIN</sub>	40	_	60	%	3
CLKIN/PCI_CLK jitter	_	_	_	± 150	ps	4, 5

#### Notes:

- Caution: The system, core and security block must not exceed their respective maximum or minimum operating frequencies.
- 2. Rise and fall times for CLKIN/PCI\_CLK are measured at 0.4 V and 2.7 V.
- 3. Timing is guaranteed by design and characterization.
- 4. This represents the total input jitter-short term and long term-and is guaranteed by design.
- 5. The CLKIN/PCI\_CLK driver's closed loop jitter bandwidth should be < 500 kHz at -20 dB. The bandwidth must be set low to allow cascade-connected PLL-based devices to track CLKIN drivers with the specified jitter.
- 6. Spread spectrum is allowed up to 1% down-spread on CLKIN/PCI\_CLK up to 60 KHz.

## 4.3 eTSEC Gigabit Reference Clock Timing

This table provides the eTSEC gigabit reference clocks (EC\_GTX\_CLK125) AC timing specifications.

#### Table 9. EC\_GTX\_CLK125 AC Timing Specifications

At recommended operating conditions with LV<sub>DD</sub> = 2.5  $\pm$  0.125 mV/ 3.3 V  $\pm$  165 mV

Parameter/Condition	Symbol	Min	Typical	Max	Unit	Note
EC_GTX_CLK125 frequency	t <sub>G125</sub>	_	125	_	MHz	_
EC_GTX_CLK125 cycle time	t <sub>G125</sub>	_	8	_	ns	_
EC_GTX_CLK rise and fall time	t <sub>G125R</sub> /t <sub>G125F</sub>	_	_	0.75 1.0	ns	1
EC_GTX_CLK125 duty cycle 1000Base-T for RGMII, RTBI	t <sub>G125H</sub> /t <sub>G125</sub>	47	_	53	%	2
EC_GTX_CLK125 jitter	_	_	_	±150	ps	2

#### Notes:

- 1. Rise and fall times for EC\_GTX\_CLK125 are measured from 0.5 and 2.0 V for  $LV_{DD}$  = 2.5 V and from 0.6 and 2.7 V for  $LV_{DD}$  = 3.3 V.
- EC\_GTX\_CLK125 is used to generate the GTX clock for the eTSEC transmitter with 2% degradation. The
  EC\_GTX\_CLK125 duty cycle can be loosened from 47%/53% as long as the PHY device can tolerate the duty cycle
  generated by the eTSEC GTX\_CLK. See Section 8.2.2, "RGMII and RTBI AC Timing Specifications," for the duty cycle for
  10Base-T and 100Base-T reference clock.

## 5 RESET Initialization

This section describes the DC and AC electrical specifications for the reset initialization timing and electrical requirements of the chip.

#### 5.1 RESET DC Electrical Characteristics

This table provides the DC electrical characteristics for the RESET pins of the device.

**Table 10. RESET Pins DC Electrical Characteristics** 

Characteristic	Symbol	Condition	Min	Max	Unit
Input high voltage	V <sub>IH</sub>	_	2.0	OV <sub>DD</sub> + 0.3	V
Input low voltage	V <sub>IL</sub>	_	-0.3	0.8	V
Input current	I <sub>IN</sub>	_	_	± 30	μΑ
Output high voltage	V <sub>OH</sub>	I <sub>OH</sub> = -8.0 mA	2.4	_	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 8.0 mA	_	0.5	V
Output low voltage	V <sub>OL</sub>	I <sub>OL</sub> = 3.2 mA	_	0.4	V

#### Notes:

- This table applies for pins PORESET and HRESET. The PORESET is input pin, thus stated output voltages are not relevant.
- HRESET and SRESET are open drain pin, thus V<sub>OH</sub> is not relevant for these pins.

## 5.2 RESET AC Electrical Characteristics

This table provides the reset initialization AC timing specifications of the device.

**Table 11. RESET Initialization Timing Specifications** 

Parameter/Condition	Min	Max	Unit	Note
Required assertion time of HRESET to activate reset flow	32	_	t <sub>PCI_SYNC_IN</sub>	1
Required assertion time of PORESET with stable clock applied to CLKIN when the device is in PCI host mode	32	_	tCLKIN	2
Required assertion time of PORESET with stable clock applied to PCI_CLK when the device is in PCI agent mode	32	_	t <sub>PCI_SYNC_IN</sub>	1
HRESET assertion (output)	512	_	t <sub>PCI_SYNC_IN</sub>	1
HRESET negation to negation (output)	16	_	t <sub>PCI_SYNC_IN</sub>	1
Input setup time for POR config signals (CFG_RESET_SOURCE[0:3], CFG_CLKIN_DIV, and CFG_LBMUX) with respect to negation of PORESET when the device is in PCI host mode	4	_	t <sub>CLKIN</sub>	2
Input setup time for POR config signals (CFG_RESET_SOURCE[0:3], CFG_CLKIN_DIV, and CFG_LBMUX) with respect to negation of PORESET when the device is in PCI agent mode	4	_	tPCI_SYNC_IN	1
Input hold time for POR config signals with respect to negation of HRESET	0	_	ns	_

Table 11. RESET Initialization Timing Specifications (continued)

Parameter/Condition	Min	Max	Unit	Note
Time for the device to turn off POR config signals with respect to the assertion of HRESET	_	4	ns	3
Time for the device to start driving functional output signals multiplexed with the POR configuration signals with respect to the negation of HRESET	1	_	t <sub>PCI_SYNC_IN</sub>	1, 3

#### Notes:

- t<sub>PCI\_SYNC\_IN</sub> is the clock period of the input clock applied to PCI\_SYNC\_IN. When the device is In PCI host mode the primary clock is applied to the CLKIN input, and PCI\_SYNC\_IN period depends on the value of CFG\_CLKIN\_DIV. See the MPC8379E Integrated Host Processor Reference Manual for more details.
- t<sub>CLKIN</sub> is the clock period of the input clock applied to CLKIN. It is only valid when the device is in PCI host mode. See the MPC8379E Integrated Host Processor Reference Manual for more details.
- 3. POR config signals consists of CFG\_RESET\_SOURCE[0:3], CFG\_LBMUX, and CFG\_CLKIN\_DIV.

Table 12 provides the PLL lock times.

**Table 12. PLL Lock Times** 

Parameter	Min	Max	Unit	Note
PLL lock times	_	100	μs	_

#### Note:

The device guarantees the PLL lock if the clock settings are within spec range. The core clock also depends on the core PLL
ratio. See Section 22, "Clocking," for more information.

## 6 DDR1 and DDR2 SDRAM

This section describes the DC and AC electrical specifications for the DDR SDRAM interface of the chip. Note that DDR1 SDRAM is  $GV_{DD}(typ) = 2.5 \text{ V}$  and DDR2 SDRAM is  $GV_{DD}(typ) = 1.8 \text{ V}$ .

## 6.1 DDR1 and DDR2 SDRAM DC Electrical Characteristics

This table provides the recommended operating conditions for the DDR2 SDRAM component(s) of the device when  $GV_{DD}(typ) = 1.8 \text{ V}$ .

Table 13. DDR2 SDRAM DC Electrical Characteristics for GV<sub>DD</sub>(typ) = 1.8 V

Parameter	Symbol	Min	Max	Unit	Note
I/O supply voltage	GV <sub>DD</sub>	1.71	1.89	V	1
I/O reference voltage	MV <sub>REF</sub>	$0.49 \times \text{GV}_{\text{DD}}$	$0.51 \times \text{GV}_{\text{DD}}$	V	2, 5
I/O termination voltage	V <sub>TT</sub>	MV <sub>REF</sub> - 0.04	MV <sub>REF</sub> + 0.04	V	3
Input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> + 0.140	GV <sub>DD</sub> + 0.3	V	_
Input low voltage	V <sub>IL</sub>	-0.3	MV <sub>REF</sub> – 0.140	V	_
Output leakage current	I <sub>OZ</sub>	-50	50	μΑ	4
Output high current (V <sub>OUT</sub> = 1.40 V)	I <sub>OH</sub>	-13.4	_	mA	_

Table 13. DDR2 SDRAM DC Electrical Characteristics for GV<sub>DD</sub>(typ) = 1.8 V (continued)

Parameter	Symbol	Min	Max	Unit	Note
Output low current (V <sub>OUT</sub> = 0.3 V)	I <sub>OL</sub>	13.4	_	mA	_

#### Notes:

- 1.  ${\rm GV_{DD}}$  is expected to be within 50 mV of the DRAM  ${\rm GV_{DD}}$  at all times.
- 2.  $MV_{REF}$  is expected to be equal to  $0.5 \times GV_{DD}$ , and to track  $GV_{DD}$  DC variations as measured at the receiver. Peak-to-peak noise on  $MV_{REF}$  may not exceed  $\pm 2\%$  of the DC value.
- 3. V<sub>TT</sub> is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to MV<sub>REF</sub>. This rail should track variations in the DC level of MV<sub>REF</sub>.
- Output leakage is measured with all outputs disabled, 0 V ≤ V<sub>OUT</sub> ≤ GV<sub>DD</sub>.
- 5. See AN3665, "MPC837xE Design Checklist," for proper DDR termination.

Table 14 provides the DDR2 capacitance when  $GV_{DD}(typ) = 1.8 \text{ V}$ .

Table 14. DDR2 SDRAM Capacitance for GV<sub>DD</sub>(typ) = 1.8 V

Parameter	Symbol	Min	Max	Unit	Note
Input/output capacitance: DQ, DQS, DQS	C <sub>IO</sub>	6	8	pF	1
Delta input/output capacitance: DQ, DQS, DQS	C <sub>DIO</sub>	_	0.5	pF	1

#### Note:

1. This parameter is sampled.  $GV_{DD} = 1.8 \text{ V} \pm 0.090 \text{ V}$ , f = 1 MHz,  $T_A = 25^{\circ}\text{C}$ ,  $V_{OUT} = GV_{DD}/2$ ,  $V_{OUT}$  (peak-to-peak) = 0.2 V.

This table provides the recommended operating conditions for the DDR SDRAM component(s) when  $GV_{DD}(typ) = 2.5 \text{ V}$ .

Table 15. DDR SDRAM DC Electrical Characteristics for  $GV_{DD}$  (typ) = 2.5 V

Parameter	Symbol	Min	Max	Unit	Note
I/O supply voltage	GV <sub>DD</sub>	2.375	2.625	V	1
I/O reference voltage	MV <sub>REF</sub>	$0.49 \times \text{GV}_{\text{DD}}$	$0.51 \times \text{GV}_{\text{DD}}$	V	2, 5
I/O termination voltage	V <sub>TT</sub>	MV <sub>REF</sub> - 0.04	MV <sub>REF</sub> + 0.04	V	3
Input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> + 0.18	GV <sub>DD</sub> + 0.3	V	_
Input low voltage	V <sub>IL</sub>	-0.3	MV <sub>REF</sub> – 0.18	V	_
Output leakage current	l <sub>OZ</sub>	-50	50	μΑ	4
Output high current (V <sub>OUT</sub> = 1.9 V)	I <sub>OH</sub>	-15.2	_	mA	_
Output low current (V <sub>OUT</sub> = 0.38 V)	I <sub>OL</sub>	15.2	_	mA	_

#### Notes:

- 1. GV<sub>DD</sub> is expected to be within 50 mV of the DRAM GV<sub>DD</sub> at all times.
- 2.  $MV_{REF}$  is expected to be equal to  $0.5 \times GV_{DD}$ , and to track  $GV_{DD}$  DC variations as measured at the receiver. Peak-to-peak noise on  $MV_{REF}$  may not exceed  $\pm 2\%$  of the DC value.
- 3.  $V_{TT}$  is not applied directly to the device. It is the supply to which far end signal termination is made and is expected to be equal to  $MV_{REF}$ . This rail should track variations in the DC level of  $MV_{REF}$ .
- 4. Output leakage is measured with all outputs disabled,  $0 \text{ V} \leq \text{V}_{OUT} \leq \text{GV}_{DD}$
- 5. See AN3665, "MPC837xE Design Checklist," for proper DDR termination.

Table 16 provides the DDR capacitance when  $GV_{DD}(typ) = 2.5 \text{ V}$ .

Table 16. DDR SDRAM Capacitance for  $GV_{DD}$  (typ) = 2.5 V

Parameter	Symbol	Min	Max	Unit	Note
Input/output capacitance: DQ, DQS	C <sub>IO</sub>	6	8	pF	1
Delta input/output capacitance: DQ, DQS	C <sub>DIO</sub>	_	0.5	pF	1

#### Note:

1. This parameter is sampled.  $GV_{DD} = 2.5 \text{ V} \pm 0.125 \text{ V}$ , f = 1 MHz,  $T_A = 25^{\circ}\text{C}$ ,  $V_{OUT} = GV_{DD}/2$ ,  $V_{OUT}$  (peak-to-peak) = 0.2 V.

This table provides the current draw characteristics for MV<sub>REF</sub>.

Table 17. Current Draw Characteristics for MV<sub>REF</sub>

Parameter	Symbol	Min	Тур	Max	Unit	Note
Current draw for MV <sub>REF</sub> DDR1  DDR2			250 150	600 400	μА	1, 2

#### Note:

- 1. The voltage regulator for MV<sub>REF</sub> must be able to supply up to the stated maximum current.
- 2. This current is divided equally between MVREF1 and MVREF2, where half the current flows through each pin.

#### 6.2 DDR1 and DDR2 SDRAM AC Electrical Characteristics

This section provides the AC electrical characteristics for the DDR SDRAM interface.

## 6.2.1 DDR1 and DDR2 SDRAM Input AC Timing Specifications

This table provides the input AC timing specifications for the DDR2 SDRAM when GVDD(typ) = 1.8 V.

Table 18. DDR2 SDRAM Input AC Timing Specifications for 1.8-V Interface

Parameter	Symbol	Min	Мах	Unit
AC input low voltage	V <sub>IL</sub>	_	MV <sub>REF</sub> – 0.25	V
AC input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> + 0.25	_	V

This table provides the input AC timing specifications for the DDR1 SDRAM when  $GV_{DD}(typ) = 2.5 \text{ V}$ .

Table 19. DDR1 SDRAM Input AC Timing Specifications for 2.5-V Interface

Parameter	Symbol	Min	Max	Unit
AC input low voltage	V <sub>IL</sub>	_	MV <sub>REF</sub> – 0.31	V
AC input high voltage	V <sub>IH</sub>	MV <sub>REF</sub> + 0.31	_	V

This table provides the input AC timing specifications for the DDR1 and DDR2 SDRAM interface.

Table 20. DDR1 and DDR2 SDRAM Input AC Timing Specifications

Parameter	Symbol	Min	Max	Unit	Note
Controller skew for MDQS-MDQ/MECC/MDM 400 MHz data rate 333 MHz data rate 266 MHz data rate		-500 -750 -750	500 750 750	ps	1, 2 3 — —

#### Note:

- 1. t<sub>CISKEW</sub> represents the total amount of skew consumed by the controller between MDQS*n* and any corresponding bit that will be captured with MDQS*n*. This should be subtracted from the total timing budget.
- 2. The amount of skew that can be tolerated from MDQS to a corresponding MDQ signal is called t<sub>DISKEW</sub>. This can be determined by the following equation: t<sub>DISKEW</sub> = ±[T/4 |t<sub>CISKEW</sub>|] where T is the MCK clock period and |t<sub>CISKEW</sub>| is the absolute value of t<sub>CISKEW</sub>.
- 3. This specification applies only to DDR2 interface.

## 6.2.2 DDR1 and DDR2 SDRAM Output AC Timing Specifications

This table shows the DDR1 and DDR2 SDRAM output AC timing specifications.

Table 21. DDR1 and DDR2 SDRAM Output AC Timing Specifications

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Note
MCKn cycle time, MCKn/MCKn crossing	t <sub>MCK</sub>	5	10	ns	2
ADDR/CMD output setup with respect to MCK 400 MHz data rate 333 MHz data rate 266 MHz data rate 200 MHz data rate	<sup>t</sup> DDKHAS	1.95 2.40 3.15 4.20	_ _ _ _	ns	3, 7
ADDR/CMD output hold with respect to MCK 400 MHz data rate 333 MHz data rate 266 MHz data rate 200 MHz data rate	t <sub>DDKHAX</sub>	1.95 2.40 3.15 4.20	_ _ _ _	ns	3, 7
MCSn output setup with respect to MCK 400 MHz data rate 333 MHz data rate 266 MHz data rate 200 MHz data rate	<sup>t</sup> DDKHCS	1.95 2.40 3.15 4.20	_ _ _ _	ns	3
MCSn output hold with respect to MCK 400 MHz data rate 333 MHz data rate 266 MHz data rate 200 MHz data rate	<sup>t</sup> DDKHCX	1.95 2.40 3.15 4.20	_ _ _ _ _	ns	3
MCK to MDQS skew	t <sub>DDKHMH</sub>	-0.6	0.6	ns	4, 8

Table 21. DDR1 and DDR2 SDRAM Output AC Timing Specifications (continued)

Parameter	Symbol <sup>1</sup>	Min	Max	Unit	Note
MDQ//MDM output setup with respect to MDQS 400 MHz data rate 333 MHz data rate 266 MHz data rate 200 MHz data rate	<sup>†</sup> DDKHDS, <sup>†</sup> DDKLDS	550 800 1100 1200	_ _ _	ps	5, 8
MDQ//MDM output hold with respect to MDQS 400 MHz data rate 333 MHz data rate 266 MHz data rate 200 MHz data rate	<sup>†</sup> DDKHDX, † <sub>DDKLDX</sub>	700 800 1100 1200	_ _ _ _	ps	5, 8
MDQS preamble start	t <sub>DDKHMP</sub>	$-0.5 \times t_{MCK} -0.6$	$-0.5 \times t_{MCK} + 0.6$	ns	6, 8
MDQS epilogue end	t <sub>DDKHME</sub>	-0.6	0.6	ns	6, 8

#### Notes:

- 1. The symbols used for timing specifications follow the pattern of t<sub>(first two letters of functional block)</sub>(signal)(state) (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. Output hold time can be read as DDR timing (DD) from the rising or falling edge of the reference clock (KH or KL) until the output went invalid (AX or DX). For example, t<sub>DDKHAS</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes from the high (H) state until outputs (A) are setup (S) or output valid time. Also, t<sub>DDKLDX</sub> symbolizes DDR timing (DD) for the time t<sub>MCK</sub> memory clock reference (K) goes low (L) until data outputs (D) are invalid (X) or data output hold time.
- 2. All MCK/MCK referenced measurements are made from the crossing of the two signals ±0.1 V.
- 3. ADDR/CMD includes all DDR SDRAM output signals except MCK/MCK, MCS, and MDQ//MDM/MDQS.
- 4. Note that t<sub>DDKHMH</sub> follows the symbol conventions described in Note 1. For example, t<sub>DDKHMH</sub> describes the DDR timing (DD) from the rising edge of the MCK[n] clock (KH) until the MDQS signal is valid (MH). t<sub>DDKHMH</sub> can be modified through control of the DQSS override bits in the TIMING\_CFG\_2 register. This will typically be set to the same delay as the clock adjust in the CLK\_CNTL register. The timing parameters listed in the table assume that these 2 parameters have been set to the same adjustment value. See the MPC8379E PowerQUICC II Pro Host Processor Reference Manual for a description and understanding of the timing modifications enabled by use of these bits.
- 5. Determined by maximum possible skew between a data strobe (MDQS) and any corresponding bit of data MDQ, ECC, or data mask (MDM). The data strobe should be centered inside of the data eye at the pins of the microprocessor.
- 6. All outputs are referenced to the rising edge of MCK*n* at the pins of the microprocessor. Note that t<sub>DDKHMP</sub> follows the symbol conventions described in Note 1.
- 7. Clock Control register is set to adjust the memory clocks by 1/2 the applied cycle.
- 8. See AN3665, "MPC837xE Design Checklist," for proper DDR termination.

The minimum frequency for DDR2 is 250 MHz data rate (125 MHz clock), 167 MHz data rate (83 MHz clock) for DDR1. This figure shows the DDR1 and DDR2 SDRAM output timing for the MCK to MDQS skew measurement (t<sub>DDKHMH</sub>).




Figure 4. DDR Timing Diagram for  $t_{\text{DDKHMH}}$ 

This figure shows the DDR1 and DDR2 SDRAM output timing diagram.




Figure 5. DDR1 and DDR2 SDRAM Output Timing Diagram

This figure provides AC test load for the DDR bus.




Figure 6. DDR AC Test Load

## 7 DUART

This section describes the DC and AC electrical specifications for the DUART interface of the chip.

#### 7.1 DUART DC Electrical Characteristics

This table provides the DC electrical characteristics for the DUART interface of the device.

Table 22. DUART DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit
High-level input voltage	V <sub>IH</sub>	2	OV <sub>DD</sub> + 0.3	V
Low-level input voltage OV <sub>DD</sub>	V <sub>IL</sub>	-0.3	0.8	V
High-level output voltage, $I_{OH} = -100 \mu A$	V <sub>OH</sub>	OV <sub>DD</sub> – 0.2	_	V
Low-level output voltage, $I_{OL} = 100 \mu A$	V <sub>OL</sub>	_	0.2	V
Input current, $(0 \text{ V} \leq V_{IN} \leq OV_{DD})$	I <sub>IN</sub>	_	±30	μΑ

Note: The symbol  $V_{IN}$ , in this case, represents the  $OV_{IN}$  symbol referenced in Table 2.

## 7.2 DUART AC Electrical Specifications

this table provides the AC timing parameters for the DUART interface of the device.

**Table 23. DUART AC Timing Specifications** 

Parameter	Value	Unit	Note
Minimum baud rate	256	baud	_
Maximum baud rate	> 1,000,000	baud	1
Oversample rate	16	_	2

#### Notes:

- 1. Actual attainable baud rate will be limited by the latency of interrupt processing.
- 2. The middle of a start bit is detected as the 8<sup>th</sup> sampled 0 after the 1-to-0 transition of the start bit. Subsequent bit values are sampled each 16<sup>th</sup> sample.

## 8 Ethernet: Enhanced Three-Speed Ethernet (eTSEC)

This section provides the AC and DC electrical characteristics for the enhanced three-speed Ethernet controller.

# 8.1 Enhanced Three-Speed Ethernet Controller (eTSEC) (10/100/1000 Mbps)—MII/RGMII/RTBI/RMII DC Electrical Characteristics

The electrical characteristics specified here apply to media independent interface (MII), reduced gigabit media independent interface (RGMII), reduced ten-bit interface (RTBI), reduced media independent interface (RMII) signals, management data input/output (MDIO) and management data clock (MDC).

The MII and RMII interfaces are defined for 3.3 V, while the RGMII and RTBI interfaces can be operated at 2.5 V. The RGMII and RTBI interfaces follow the *Reduced Gigabit Media-Independent Interface* (*RGMII*) Specification Version 1.3. The RMII interface follows the *RMII Consortium RMII Specification* Version 1.2.

## 8.1.1 MII, RMII, RGMII, and RTBI DC Electrical Characteristics

MII and RMII drivers and receivers comply with the DC parametric attributes specified in Table 24 and Table 25. The RGMII and RTBI signals in Table 25 are based on a 2.5 V CMOS interface voltage as defined by JEDEC EIA/JESD8-5.

Parameter	Symbol	Min	Max	Unit	Note
Supply voltage 3.3 V	LV <sub>DD1</sub> LV <sub>DD2</sub>	3.13	3.47	V	1
Output high voltage (LV <sub>DD1</sub> /LV <sub>DD2</sub> = Min, I <sub>OH</sub> = -4.0 mA)	V <sub>OH</sub>	2.40	LV <sub>DD1</sub> /LV <sub>DD2</sub> + 0.3	V	_
Output low voltage (LV <sub>DD1</sub> /LV <sub>DD2</sub> = Min, I <sub>OL</sub> = 4.0 mA)	V <sub>OL</sub>	GND	0.50	V	_
Input high voltage	V <sub>IH</sub>	2.0	LV <sub>DD1</sub> /LV <sub>DD2</sub> + 0.3	V	_
Input low voltage	V <sub>IL</sub>	-0.3	0.90	V	_
Input high current (V <sub>IN</sub> = LV <sub>DD1</sub> , V <sub>IN</sub> = LV <sub>DD2</sub> )	I <sub>IH</sub>	_	30	μА	1
Input low current (V <sub>IN</sub> = GND)	I <sub>IL</sub>	-600	_	μА	_

Table 24. MII and RMII DC Electrical Characteristics

#### Notes:

<sup>1.</sup> LV<sub>DD1</sub> supports eTSEC 1. LV<sub>DD2</sub> supports eTSEC 2.

Table 25. RGMII and RTBI DC Electrical Characteristics

Parameter	Symbol	Min	Max	Unit	Note
Supply voltage 2.5 V	LV <sub>DD1</sub> LV <sub>DD2</sub>	2.37	2.63	V	1
Output high voltage (LV <sub>DD1</sub> /LV <sub>DD2</sub> = Min, IOH = -1.0 mA)	V <sub>OH</sub>	2.00	LV <sub>DD1</sub> /LV <sub>DD2</sub> + 0.3	V	_
Output low voltage (LV <sub>DD1</sub> /LV <sub>DD2</sub> = Min, I <sub>OL</sub> = 1.0 mA)	V <sub>OL</sub>	GND - 0.3	0.40	V	_
Input high voltage	V <sub>IH</sub>	1.7	LV <sub>DD1</sub> /LV <sub>DD2</sub> + 0.3	V	_
Input low voltage	V <sub>IL</sub>	-0.3	0.70	V	_
Input high current $(V_{IN} = LV_{DD1}, V_{IN} = LV_{DD2})$	I <sub>IH</sub>	_	-20	μΑ	1
Input low current (V <sub>IN</sub> = GND)	I <sub>IL</sub>	-20	_	μΑ	_

#### Notes:

## 8.2 MII, RGMII, RMII, and RTBI AC Timing Specifications

The AC timing specifications for MII, RGMII, RMII, and RTBI are presented in this section.

## 8.2.1 MII AC Timing Specifications

This section describes the MII transmit and receive AC timing specifications.

## 8.2.1.1 MII Transmit AC Timing Specifications

This table provides the MII transmit AC timing specifications.

#### **Table 26. MII Transmit AC Timing Specifications**

At recommended operating conditions with LV<sub>DD</sub> of 3.3 V  $\pm$  5%.

Parameter	Symbol <sup>1</sup>	Min	Typical	Max	Unit
TX_CLK clock period 10 Mbps	t <sub>MTX</sub>	_	400	_	ns
TX_CLK clock period 100 Mbps	t <sub>MTX</sub>	_	40	_	ns
TX_CLK duty cycle	t <sub>MTXH</sub> /t <sub>MTX</sub>	35	_	65	%
TX_CLK to MII data TXD[3:0], TX_ER, TX_EN delay	t <sub>MTKHDX</sub>	1	5	15	ns

<sup>1.</sup>  $LV_{DD1}$  supports eTSEC 1.  $LV_{DD2}$  supports eTSEC 2.

#### Table 26. MII Transmit AC Timing Specifications (continued)

At recommended operating conditions with LV<sub>DD</sub> of 3.3 V  $\pm$  5%.

Parameter	Symbol <sup>1</sup>	Min	Typical	Max	Unit
TX_CLK data clock rise (20%–80%)	t <sub>MTXR</sub>	1.0	_	4.0	ns
TX_CLK data clock fall (80%-20%)	t <sub>MTXF</sub>	1.0	1	4.0	ns

#### Note:

1. The symbols used for timing specifications herein follow the pattern of t<sub>(first two letters of functional block)(signal)(state)</sub> (reference)(state) for inputs and t<sub>(first two letters of functional block)</sub>(reference)(state)(signal)(state) for outputs. For example, t<sub>MTKHDX</sub> symbolizes MII transmit timing (MT) for the time t<sub>MTX</sub> clock reference (K) going high (H) until data outputs (D) are invalid (X). Note that, in general, the clock reference symbol representation is based on two to three letters representing the clock of a particular functional. For example, the subscript of t<sub>MTX</sub> represents the MII(M) transmit (TX) clock. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

This figure shows the MII transmit AC timing diagram.




Figure 7. MII Transmit AC Timing Diagram

## 8.2.1.2 MII Receive AC Timing Specifications

This table provides the MII receive AC timing specifications.

#### **Table 27. MII Receive AC Timing Specifications**

At recommended operating conditions with LV<sub>DD</sub> of 3.3 V  $\pm$  5%.

Parameter	Symbol <sup>1</sup>	Min	Typical	Max	Unit
Input low voltage	V <sub>IL</sub>	_	_	0.7	V
Input high voltage	V <sub>IH</sub>	1.9	_	_	V
RX_CLK clock period 10 Mbps	t <sub>MRX</sub>	_	400	_	ns
RX_CLK clock period 100 Mbps	t <sub>MRX</sub>	_	40	_	ns
RX_CLK duty cycle	t <sub>MRXH</sub> /t <sub>MRX</sub>	35	_	65	%
RXD[3:0], RX_DV, RX_ER setup time to RX_CLK	t <sub>MRDVKH</sub>	10.0	_	_	ns
RXD[3:0], RX_DV, RX_ER hold time to RX_CLK	t <sub>MRDXKH</sub>	10.0	_	_	ns