# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





### Freescale Semiconductor Technical Data

Document Number: MPC875EC Rev. 4, 08/2007

# MPC875/MPC870 PowerQUICC™ Hardware Specifications

This hardware specification contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the MPC875/MPC870. The CPU on the MPC875/MPC870 is a 32-bit core built on Power Architecture<sup>TM</sup> technology that incorporates memory management units (MMUs) and instruction and data caches. For functional characteristics of the MPC875/MPC870, refer to the *MPC885 PowerQUICC*<sup>TM</sup> *Family Reference Manual*.

To locate published errata or updates for this document, refer to the MPC875/MPC870 product summary page on our website listed on the back cover of this document or, contact your local Freescale sales office.

#### Contents

1.	Overview
2.	Features 2
3.	Maximum Tolerated Ratings
4.	Thermal Characteristics 10
5.	Power Dissipation 11
6.	DC Characteristics 11
7.	Thermal Calculation and Measurement 12
8.	Power Supply and Power Sequencing 14
9.	Mandatory Reset Configurations 15
0.	Layout Practices 16
1.	Bus Signal Timing 17
2.	IEEE 1149.1 Electrical Specifications 45
3.	CPM Electrical Characteristics 47
4.	USB Electrical Characteristics
5.	FEC Electrical Characteristics
6.	Mechanical Data and Ordering Information 71
7.	Document Revision History 80

1

1 1 1



© Freescale Semiconductor, Inc., 2003–2007. All rights reserved.



# 1 Overview

The MPC875/MPC870 is a versatile single-chip integrated microprocessor and peripheral combination that can be used in a variety of controller applications and communications and networking systems. The MPC875/MPC870 provides enhanced ATM functionality over that of other ATM-enabled members of the MPC860 family.

Table 1 shows the functionality supported by the MPC875/MPC870.

Part	Cache (	Cache (Kbytes)		Ethernet		SMC	USB	Security
rait	I Cache	D Cache	10BaseT	10/100	SCC	51010	000	Engine
MPC875	8	8	1	2	1	1	1	Yes
MPC870	8	8	—	2	—	1	1	No

Table 1. MPC875/MPC870 Devices

# 2 Features

The MPC875/MPC870 is comprised of three modules that each use the 32-bit internal bus: a MPC8xx core, a system integration unit (SIU), and a communications processor module (CPM).

The following list summarizes the key MPC875/MPC870 features:

- Embedded MPC8xx core up to 133 MHz
- Maximum frequency operation of the external bus is 80 MHz (in 1:1 mode)
  - The 133-MHz core frequency supports 2:1 mode only
  - The 66-/80-MHz core frequencies support both the 1:1 and 2:1 modes
- Single-issue, 32-bit core (compatible with the Power Architecture definition) with thirty-two 32-bit general-purpose registers (GPRs)
  - The core performs branch prediction with conditional prefetch and without conditional execution
  - 8-Kbyte data cache and 8-Kbyte instruction cache (see Table 1)
    - Instruction cache is two-way, set-associative with 256 sets in 2 blocks
    - Data cache is two-way, set-associative with 256 sets
    - Cache coherency for both instruction and data caches is maintained on 128-bit (4-word) cache blocks
    - Caches are physically addressed, implement a least recently used (LRU) replacement algorithm, and are lockable on a cache block basis
  - MMUs with 32-entry TLB, fully associative instruction and data TLBs
  - MMUs support multiple page sizes of 4, 16, and 512 Kbytes, and 8 Mbytes; 16 virtual address spaces and 16 protection groups
  - Advanced on-chip emulation debug mode
- Up to 32-bit data bus (dynamic bus sizing for 8, 16, and 32 bits)



- Thirty-two address lines
- Memory controller (eight banks)
  - Contains complete dynamic RAM (DRAM) controller
  - Each bank can be a chip select or  $\overline{RAS}$  to support a DRAM bank
  - Up to 30 wait states programmable per memory bank
  - Glueless interface to DRAM, SIMMS, SRAM, EPROMs, Flash EPROMs, and other memory devices
  - DRAM controller programmable to support most size and speed memory interfaces
  - Four  $\overline{CAS}$  lines, four  $\overline{WE}$  lines, and one  $\overline{OE}$  line
  - Boot chip-select available at reset (options for 8-, 16-, or 32-bit memory)
  - Variable block sizes (32 Kbytes–256 Mbytes)
  - Selectable write protection
  - On-chip bus arbitration logic
- General-purpose timers
  - Four 16-bit timers or two 32-bit timers
  - Gate mode can enable/disable counting
  - Interrupt can be masked on reference match and event capture
- Two Fast Ethernet controllers (FEC)—Two 10/100 Mbps Ethernet/IEEE Std. 802.3® CDMA/CS that interface through MII and/or RMII interfaces
- System integration unit (SIU)
  - Bus monitor
  - Software watchdog
  - Periodic interrupt timer (PIT)
  - Clock synthesizer
  - Decrementer and time base
  - Reset controller
  - IEEE 1149.1<sup>™</sup> Std. test access port (JTAG)
- Security engine is optimized to handle all the algorithms associated with IPsec, SSL/TLS, SRTP, IEEE 802.11i® standard, and iSCSI processing. Available on the MPC875, the security engine contains a crypto-channel, a controller, and a set of crypto hardware accelerators (CHAs). The CHAs are:
  - Data encryption standard execution unit (DEU)
    - DES, 3DES
    - Two key (K1, K2, K1) or three key (K1, K2, K3)
    - ECB and CBC modes for both DES and 3DES
  - Advanced encryption standard unit (AESU)
    - Implements the Rijndael symmetric key cipher



Features

- ECB, CBC, and counter modes
- 128-, 192-, and 256-bit key lengths
- Message digest execution unit (MDEU)
  - SHA with 160- or 256-bit message digest
  - MD5 with 128-bit message digest
  - HMAC with either algorithm
- Master/slave logic, with DMA
  - 32-bit address/32-bit data
  - Operation at MPC8xx bus frequency
- Crypto-channel supporting multi-command descriptors
  - Integrated controller managing crypto-execution units
  - Buffer size of 256 bytes for each execution unit, with flow control for large data sizes
- Interrupts
  - Six external interrupt request (IRQ) lines
  - Twelve port pins with interrupt capability
  - Twenty-three internal interrupt sources
  - Programmable priority between SCCs
  - Programmable highest priority request
- Communications processor module (CPM)
  - RISC controller
  - Communication-specific commands (for example, GRACEFUL STOP TRANSMIT, ENTER HUNT MODE, and RESTART TRANSMIT)
  - Supports continuous mode transmission and reception on all serial channels
  - 8-Kbytes of dual-port RAM
  - Several serial DMA (SDMA) channels to support the CPM
  - Three parallel I/O registers with open-drain capability
- On-chip  $16 \times 16$  multiply accumulate controller (MAC)
  - One operation per clock (two-clock latency, one-clock blockage)
  - MAC operates concurrently with other instructions
  - FIR loop—Four clocks per four multiplies
- Four baud-rate generators
  - Independent (can be connected to SCC or SMC)
  - Allows changes during operation
  - Autobaud support option
- SCC (serial communication controller)
  - Ethernet/IEEE 802.3® standard, supporting full 10-Mbps operation
  - HDLC/SDLC




- HDLC bus (implements an HDLC-based local area network (LAN))
- Asynchronous HDLC to support point-to-point protocol (PPP)
- AppleTalk
- Universal asynchronous receiver transmitter (UART)
- Synchronous UART
- Serial infrared (IrDA)
- Binary synchronous communication (BISYNC)
- Totally transparent (bit streams)
- Totally transparent (frame based with optional cyclic redundancy check (CRC))
- SMC (serial management channel)
  - UART (low-speed operation)
  - Transparent
- Universal serial bus (USB)—Supports operation as a USB function endpoint, a USB host controller, or both for testing purposes (loopback diagnostics)
  - USB 2.0 full-/low-speed compatible
  - The USB function mode has the following features:
    - Four independent endpoints support control, bulk, interrupt, and isochronous data transfers
    - CRC16 generation and checking
    - CRC5 checking
    - NRZI encoding/decoding with bit stuffing
    - 12- or 1.5-Mbps data rate
    - Flexible data buffers with multiple buffers per frame
    - Automatic retransmission upon transmit error
  - The USB host controller has the following features:
    - Supports control, bulk, interrupt, and isochronous data transfers
    - CRC16 generation and checking
    - NRZI encoding/decoding with bit stuffing
    - Supports both 12- and 1.5-Mbps data rates (automatic generation of preamble token and data rate configuration). Note that low-speed operation requires an external hub.
    - Flexible data buffers with multiple buffers per frame
    - Supports local loopback mode for diagnostics (12 Mbps only)
- Serial peripheral interface (SPI)
  - Supports master and slave modes
  - Supports multiple-master operation on the same bus
- Inter-integrated circuit (I<sup>2</sup>C) port
  - Supports master and slave modes
  - Supports a multiple-master environment



Features

- The MPC875 has a time-slot assigner (TSA) that supports one TDM bus (TDMb)
  - Allows SCC and SMC to run in multiplexed and/or non-multiplexed operation
  - Supports T1, CEPT, PCM highway, ISDN basic rate, ISDN primary rate, user-defined
  - 1- or 8-bit resolution
  - Allows independent transmit and receive routing, frame synchronization, and clocking
  - Allows dynamic changes
  - Can be internally connected to two serial channels (one SCC and one SMC)
- PCMCIA interface
  - Master (socket) interface, release 2.1-compliant
  - Supports one independent PCMCIA socket on the MPC875/MPC870
  - Eight memory or I/O windows supported
- Debug interface
  - Eight comparators: four operate on instruction address, two operate on data address, and two
    operate on data
  - Supports conditions: =  $\neq < >$
  - Each watchpoint can generate a break point internally
- Normal high and normal low power modes to conserve power
- 1.8-V core and 3.3-V I/O operation with 5-V TTL compatibility
- The MPC875/MPC870 comes in a 256-pin ball grid array (PBGA) package






The MPC875 block diagram is shown in Figure 1.

Figure 1. MPC875 Block Diagram








Figure 2. MPC870 Block Diagram





### 3 Maximum Tolerated Ratings

This section provides the maximum tolerated voltage and temperature ranges for the MPC875/MPC870. Table 2 displays the maximum tolerated ratings and Table 3 displays the operating temperatures.

Rating	Symbol	Value	Unit
Supply voltage <sup>1</sup>	V <sub>DDL</sub> (core voltage)	-0.3 to 3.4	V
	V <sub>DDH</sub> (I/O voltage)	-0.3 to 4	V
	V <sub>DDSYN</sub>	-0.3 to 3.4	V
	Difference between $V_{DDL}$ and $V_{DDSYN}$	<100	mV
Input voltage <sup>2</sup>	V <sub>in</sub>	$GND-0.3$ to $V_{DDH}$	V
Storage temperature range	T <sub>stg</sub>	-55 to +150	°C

### Table 2. Maximum Tolerated Ratings

<sup>1</sup> The power supply of the device must start its ramp from 0.0 V.

<sup>2</sup> Functional operating conditions are provided with the DC electrical specifications in Table 6. Absolute maximum ratings are stress ratings only; functional operation at the maxima is not guaranteed. Stress beyond those listed may affect device reliability or cause permanent damage to the device.

**Caution**: All inputs that tolerate 5 V cannot be more than 2.5 V greater than V<sub>DDH</sub>. This restriction applies to power up and normal operation (that is, if the MPC875/MPC870 is unpowered, a voltage greater than 2.5 V must not be applied to its inputs).

Figure 3 shows the undershoot and overshoot voltages at the interfaces of the MPC875/MPC870.




Figure 3. Undershoot/Overshoot Voltage for  $V_{\mbox{\scriptsize DDH}}$  and  $V_{\mbox{\scriptsize DDL}}$ 

NP

**Thermal Characteristics** 

Rating	Symbol	Value	Unit
Temperature <sup>1</sup> (standard)	T <sub>A(min)</sub>	0	°C
	T <sub>J(max)</sub>	95	°C
Temperature (extended)	T <sub>A(min)</sub>	-40	°C
	T <sub>J(max)</sub>	100	°C

Table 3. Operating	Temperatures
--------------------	--------------

Minimum temperatures are guaranteed as ambient temperature,  $T_A$ . Maximum temperatures are guaranteed as junction temperature,  $T_A$ .

This device contains circuitry protecting against damage due to high-static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or  $V_{DDH}$ ).

## 4 Thermal Characteristics

Table 4 shows the thermal characteristics for the MPC875/MPC870.

Rating	E	Environment		Value	Unit
Junction-to-ambient <sup>1</sup>	Natural convection	Single-layer board (1s)	$R_{\theta JA}^2$	43	°C/W
		Four-layer board (2s2p)	$R_{\theta JMA}{}^3$	29	
	Airflow (200 ft/min)	Single-layer board (1s)	$R_{\theta JMA}{}^3$	36	
		Four-layer board (2s2p)	$R_{\theta JMA}{}^3$	26	
Junction-to-board <sup>4</sup>			$R_{ extsf{ heta}JB}$	20	
Junction-to-case <sup>5</sup>			R <sub>θJC</sub>	10	
Junction-to-package top <sup>6</sup>	Natural convection		$\Psi_{JT}$	2	
	Airflow (200 ft/min)		$\Psi_{JT}$	2	

Table 4. MPC875/MPC870 Thermal Resistance Data

<sup>1</sup> Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, airflow, power dissipation of other components on the board, and board thermal resistance.

<sup>2</sup> Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.

<sup>3</sup> Per JEDEC JESD51-6 with the board horizontal.

- <sup>4</sup> Thermal resistance between the die and the printed-circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- <sup>5</sup> Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature. For exposed pad packages where the pad would be expected to be soldered, junction-to-case thermal resistance is a simulated value from the junction to the exposed pad without contact resistance.

<sup>6</sup> Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2.





#### **Power Dissipation** 5

Table 5 provides information on power dissipation. The modes are 1:1, where CPU and bus speeds are equal, and 2:1, where CPU frequency is twice bus speed.

Die Revision	Bus Mode	Frequency	Typical <sup>1</sup>	Maximum <sup>2</sup>	Unit
0	1:1	66 MHz	310	390	mW
		80 MHz	350	430	mW
	2:1	133 MHz	430	495	mW

### Table 5. Power Dissipation (P<sub>D</sub>)

<sup>1</sup> Typical power dissipation is measured at  $V_{DDL} = V_{DDSYN} = 1.8 \text{ V}$ , and  $V_{DDH}$  is at 3.3 V. <sup>2</sup> Maximum power dissipation at  $V_{DDL} = V_{DDSYN} = 1.9 \text{ V}$ , and  $V_{DDH}$  is at 3.5 V.

### NOTE

The values in Table 5 represent  $V_{DDL}$ -based power dissipation and do not include I/O power dissipation over  $V_{DDH}$ . I/O power dissipation varies widely by application due to buffer current, depending on external circuitry.

The V<sub>DDSYN</sub> power dissipation is negligible.

#### **DC Characteristics** 6

Table 6 provides the DC electrical characteristics for the MPC875/MPC870.

**Table 6. DC Electrical Specifications** 

Characteristic	Symbol	Min	Мах	Unit
Operating voltage	V <sub>DDH</sub> (I/O)	3.135	3.465	V
	V <sub>DDL</sub> (core)	1.7	1.9	V
	V <sub>DDSYN</sub> 1	1.7	1.9	V
	Difference between V <sub>DDL</sub> and V <sub>DDSYN</sub>	_	100	mV
Input high voltage (all inputs except EXTAL and EXTCLK) <sup>2</sup>	V <sub>IH</sub>	2.0	3.465	V
Input low voltage <sup>3</sup>	V <sub>IL</sub>	GND	0.8	V
EXTAL, EXTCLK input high voltage	V <sub>IHC</sub>	$0.7  imes V_{DDH}$	V <sub>DDH</sub>	V
Input leakage current, $V_{in} = 5.5 \text{ V}$ (except TMS, TRST, DSCK, and DSDI pins) for 5-V tolerant pins <sup>1</sup>	l <sub>in</sub>	—	100	μΑ
Input leakage current, $V_{in} = V_{DDH}$ (except TMS, TRST, DSCK, and DSDI)	l <sub>in</sub>	—	10	μΑ
Input leakage current, $V_{in} = 0 V$ (except TMS, TRST, DSCK, and DSDI pins)	l <sub>in</sub>	_	10	μA
Input capacitance <sup>4</sup>	C <sub>in</sub>	—	20	pF

Characteristic	Symbol	Min	Мах	Unit
Output high voltage, $I_{OH}$ = –2.0 mA, $V_{DDH}$ = 3.0 V (except XTAL and open-drain pins)	V <sub>OH</sub>	2.4	—	V
	V <sub>OL</sub>	_	0.5	V

Table 6. DC Electrical Specifications (continued)

 $^1\,$  The difference between  $V_{DDL}$  and  $V_{DDSYN}$  cannot be more than 100 mV.

- <sup>2</sup> The signals PA[0:15], PB[14:31], PC[4:15], PD[3:15], PE(14:31), TDI, TDO, TCK, TRST, TMS, MI1\_TXEN, and MII\_MDIO are 5-V tolerant. The minimum voltage is still 2.0 V.
- $^{3}$  V<sub>IL</sub>(max) for the I<sup>2</sup>C interface is 0.8 V rather than the 1.5 V as specified in the I<sup>2</sup>C standard.
- <sup>4</sup> Input capacitance is periodically sampled.
- <sup>5</sup> A(0:31), TSIZ0/REG, TSIZ1, D(0:31), IRQ(2:4), IRQ6, RD/WR, BURST, IP\_B(0:1), PA(0:4), PA(6:7), PA(10:11), PA15, PB19, PB(23:31), PC(6:7), PC(10:13), PC15, PD8, PE(14:31), MII1\_CRS, MII\_MDIO, MII1\_TXEN, and MII1\_COL.
- <sup>6</sup> BDIP/GPL\_B(5), BR, BG, FRZ/IRQ6, CS(0:7), WE(0:3), BS\_A(0:3), GPL\_A0/GPL\_B0, OE/GPL\_A1/GPL\_B1, GPL\_A(2:3)/GPL\_B(2:3)/CS(2:3), UPWAITA/GPL\_A4, UPWAITB/GPL\_B4, GPL\_A5, ALE\_A, CE1\_A, CE2\_A, OP(0:3), and BADDR(28:30).

### 7 Thermal Calculation and Measurement

For the following discussions,  $P_D = (V_{DDL} \times I_{DDL}) + P_{I/O}$ , where  $P_{I/O}$  is the power dissipation of the I/O drivers.

### NOTE

The V<sub>DDSYN</sub> power dissipation is negligible.

### 7.1 Estimation with Junction-to-Ambient Thermal Resistance

An estimation of the chip junction temperature, T<sub>J</sub>, in °C can be obtained from the following equation:

$$T_{J} = T_{A} + (R_{\theta JA} \times P_{D})$$

where:

 $T_A$  = ambient temperature (°C)

 $R_{\theta IA}$  = package junction-to-ambient thermal resistance (°C/W)

 $P_D$  = power dissipation in package

The junction-to-ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. However, the answer is only an estimate; test cases have demonstrated that errors of a factor of two (in the quantity  $T_I - T_A$ ) are possible.



**Thermal Calculation and Measurement** 

### 7.2 Estimation with Junction-to-Case Thermal Resistance

Historically, thermal resistance has frequently been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$$

where:

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  = junction-to-case thermal resistance (°C/W)

 $R_{\theta CA}$  = case-to-ambient thermal resistance (°C/W)

 $R_{\theta JC}$  is device-related and cannot be influenced by the user. The user adjusts the thermal environment to affect the case-to-ambient thermal resistance,  $R_{\theta CA}$ . For instance, the user can change the airflow around the device, add a heat sink, change the mounting arrangement on the printed-circuit board, or change the thermal dissipation on the printed-circuit board surrounding the device. This thermal model is most useful for ceramic packages with heat sinks where some 90% of the heat flows through the case and the heat sink to the ambient environment. For most packages, a better model is required.

### 7.3 Estimation with Junction-to-Board Thermal Resistance

A simple package thermal model that has demonstrated reasonable accuracy (about 20%) is a two-resistor model consisting of a junction-to-board and a junction-to-case thermal resistance. The junction-to-case thermal resistance covers the situation where a heat sink is used or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed-circuit board. It has been observed that the thermal performance of most plastic packages and especially PBGA packages is strongly dependent on the board temperature. If the board temperature is known, an estimate of the junction temperature in the environment can be made using the following equation:

$$T_{J} = T_{B} + (R_{\theta JB} \times P_{D})$$

where:

 $R_{\theta JB}$  = junction-to-board thermal resistance (°C/W)

 $T_B$  = board temperature (°C)

 $P_D$  = power dissipation in package

If the board temperature is known and the heat loss from the package case to the air can be ignored, acceptable predictions of junction temperature can be made. For this method to work, the board and board mounting must be similar to the test board used to determine the junction-to-board thermal resistance, namely a 2s2p (board with a power and a ground plane) and vias attaching the thermal balls to the ground plane.

### 7.4 Estimation Using Simulation

When the board temperature is not known, a thermal simulation of the application is needed. The simple two-resistor model can be used with the thermal simulation of the application [2], or a more accurate and complex model of the package can be used in the thermal simulation.



Power Supply and Power Sequencing

### 7.5 Experimental Determination

To determine the junction temperature of the device in the application after prototypes are available, the thermal characterization parameter ( $\Psi_{JT}$ ) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} \times P_D)$$

where:

 $\Psi_{JT}$  = thermal characterization parameter

 $T_T$  = thermocouple temperature on top of package

 $P_D$  = power dissipation in package

The thermal characterization parameter is measured per the JESD51-2 specification published by JEDEC using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by the cooling effects of the thermocouple wire.

### 7.6 References

Semiconductor Equipment and Materials International 805 East Middlefield Rd	(415) 964-5111
Mountain View, CA 94043	
MIL-SPEC and EIA/JESD (JEDEC) specifications	800-854-7179 or
(Available from Global Engineering Documents)	303-397-7956
JEDEC Specifications	http://www.jedec.org

- 1. C.E. Triplett and B. Joiner, "An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module," Proceedings of SemiTherm, San Diego, 1998, pp. 47–54.
- 2. B. Joiner and V. Adams, "Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling," Proceedings of SemiTherm, San Diego, 1999, pp. 212–220.

# 8 Power Supply and Power Sequencing

This section provides design considerations for the MPC875/MPC870 power supply. The MPC875/MPC870 has a core voltage ( $V_{DDL}$ ) and PLL voltage ( $V_{DDSYN}$ ), which both operate at a lower voltage than the I/O voltage ( $V_{DDH}$ ). The I/O section of the MPC875/MPC870 is supplied with 3.3 V across  $V_{DDH}$  and  $V_{SS}$  (GND).

The signals PA[0:3], PA[8:11], PB15, PB[24:25], PB[28:31], PC[4:7], PC[12:13], PC15, PD[3:15], TDI, TDO, TCK, TRST, TMS, MII\_TXEN, and MII\_MDIO are 5 V tolerant. No input can be more than 2.5 V greater than  $V_{DDH}$ . In addition, 5-V tolerant pins cannot exceed 5.5 V, and remaining input pins cannot exceed 3.465 V. This restriction applies to power up, power down, and normal operation.

NP

One consequence of multiple power supplies is that when power is initially applied, the voltage rails ramp up at different rates. The rates depend on the nature of the power supply, the type of load on each power supply, and the manner in which different voltages are derived. The following restrictions apply:

- $V_{DDL}$  must not exceed  $V_{DDH}$  during power up and power down
- $V_{DDL}$  must not exceed 1.9 V, and  $V_{DDH}$  must not exceed 3.465 V

These cautions are necessary for the long-term reliability of the part. If they are violated, the electrostatic discharge (ESD) protection diodes are forward-biased, and excessive current can flow through these diodes. If the system power supply design does not control the voltage sequencing, the circuit shown in Figure 4 can be added to meet these requirements. The MUR420 Schottky diodes control the maximum potential difference between the external bus and core power supplies on power up, and the 1N5820 diodes regulate the maximum potential difference on power down.




Figure 4. Example Voltage Sequencing Circuit

# 9 Mandatory Reset Configurations

The MPC875/MPC870 requires a mandatory configuration during reset.

If hardware reset configuration word (HRCW) is enabled, the HRCW[DBGC] value needs to be set to binary X1 in the HRCW and the SIUMCR[DBGC] should be programmed with the same value in the boot code after reset. This can be done by asserting the RSTCONF during HRESET assertion.

If HRCW is disabled, the SIUMCR[DBGC] should be programmed with binary X1 in the boot code after reset by negating the  $\overline{\text{RSTCONF}}$  during the  $\overline{\text{HRESET}}$  assertion.

The MBMR[GPLB4DIS], PAPAR, PADIR, PBPAR, PBDIR, PCPAR, and PCDIR need to be configured with the mandatory values in Table 7 in the boot code after the reset is negated.

Register/Configuration	Field	Value (Binary)
HRCW (Hardware reset configuration word)	HRCW[DBGC]	X1
SIUMCR (SIU module configuration register)	SIUMCR[DBGC]	X1
MBMR (Machine B mode register)	MBMR[GPLB4DIS}	0
PAPAR (Port A pin assignment register)	PAPAR[5:9] PAPAR[12:13]	0

### Table 7. Mandatory Reset Configuration of MPC875/MPC870



Layout Practices

Register/Configuration	Field	Value (Binary)
PADIR (Port A data direction register)	PADIR[5:9] PADIR[12:13]	0
PBPAR (Port B pin assignment register)	PBPAR[14:18] PBPAR[20:22]	0
PBDIR (Port B data direction register)	PBDIR[14:8] PBDIR[20:22]	0
PCPAR (Port C pin assignment register)	PCPAR[4:5] PCPAR[8:9] PCPAR[14]	0
PCDIR (Port C data direction register)	PCDIR[4:5] PCDIR[8:9] PCDIR[14]	0
PDPAR (Port D pin assignment register)	PDPAR[3:7] PDPAR[9:5]	0
PDDIR (Port D data direction register)	PDDIR[3:7] PDDIR[9:15]	0

### Table 7. Mandatory Reset Configuration of MPC875/MPC870 (continued)

## **10 Layout Practices**

Each  $V_{DD}$  pin on the MPC875/MPC870 should be provided with a low-impedance path to the board's supply. Each GND pin should likewise be provided with a low-impedance path to ground. The power supply pins drive distinct groups of logic on chip. The  $V_{DD}$  power supply should be bypassed to ground using at least four 0.1-µF bypass capacitors located as close as possible to the four sides of the package. Each board designed should be characterized and additional appropriate decoupling capacitors should be used if required. The capacitor leads and associated printed-circuit traces connecting to chip  $V_{DD}$  and GND should be kept to less than half an inch per capacitor lead. At a minimum, a four-layer board employing two inner layers as  $V_{DD}$  and GND planes should be used.

All output pins on the MPC875/MPC870 have fast rise and fall times. Printed circuit (PC) trace interconnection length should be minimized in order to minimize undershoot and reflections caused by these fast output switching times. This recommendation particularly applies to the address and data buses. Maximum PC trace lengths of 6 inches are recommended. Capacitance calculations should consider all device loads as well as parasitic capacitances due to the PC traces. Attention to proper PCB layout and bypassing becomes especially critical in systems with higher capacitive loads because these loads create higher transient currents in the  $V_{DD}$  and GND circuits. Pull up all unused inputs or signals that will be inputs during reset. Special care should be taken to minimize the noise levels on the PLL supply pins. For more information, refer to Section 14.4.3, "Clock Synthesizer Power ( $V_{DDSYN}$ ,  $V_{SSSYN}$ ,  $V_{SSSYN1}$ )," in the *MPC885 PowerQUICC*<sup>TM</sup> *Family Reference Manual*.



The maximum bus speed supported by the MPC875/MPC870 is 80 MHz. Higher-speed parts must be operated in half-speed bus mode (for example, an MPC875/MPC870 used at 133 MHz must be configured for a 66 MHz bus). Table 8 shows the frequency ranges for standard part frequencies in 1:1 bus mode, and Table 9 shows the frequency ranges for standard part frequencies in 2:1 bus mode.

Part Frequency	66 I	MHz	80 MHz		
Tart requency	Min	Мах	Min	Мах	
Core frequency	40	66.67	40	80	
Bus frequency	40	66.67	40	80	

### Table 8. Frequency Ranges for Standard Part Frequencies (1:1 Bus Mode)

### Table 9. Frequency Ranges for Standard Part Frequencies (2:1 Bus Mode)

Part Frequency	66 I	MHz	80 I	MHz	133 MHz		
		Мах	Min	Мах	Min	Мах	
Core frequency	40	66.67	40	80	40	133	
Bus frequency	20	33.33	20	40	20	66	

Table 10 provides the bus operation timing for the MPC875/MPC870 at 33, 40, 66, and 80 MHz.

The timing for the MPC875/MPC870 bus shown Table 10, assumes a 50-pF load for maximum delays and a 0-pF load for minimum delays. CLKOUT assumes a 100-pF load maximum delay

Table 10. Bus Operation Timings

Num	Characteristic	33	MHz	40 I	MHz	66 I	MHz	80 I	MHz	Unit
Num		Min	Мах	Min	Max	Min	Max	Min	Max	Omt
B1	Bus period (CLKOUT), see Table 8	_	—	_	—	—		—	—	ns
B1a	EXTCLK to CLKOUT phase skew—If CLKOUT is an integer multiple of EXTCLK, then the rising edge of EXTCLK is aligned with the rising edge of CLKOUT. For a non-integer multiple of EXTCLK, this synchronization is lost, and the rising edges of EXTCLK and CLKOUT have a continuously varying phase skew.	-2	+2	-2	+2	-2	+2	-2	+2	ns
B1b	CLKOUT frequency jitter peak-to-peak	_	1	_	1	_	1	—	1	ns
B1c	Frequency jitter on EXTCLK	—	0.50	_	0.50	—	0.50	—	0.50	%
B1d	CLKOUT phase jitter peak-to-peak for OSCLK $\ge$ 15 MHz		4		4		4		4	ns
	CLKOUT phase jitter peak-to-peak for OSCLK < 15 MHz		5	_	5		5		5	ns



Num	Characteristic	33	MHz	40 I	MHz	66	MHz	80	Unit	
num	Characteristic	Min	Max	Min	Мах	Min	Max	Min	Мах	Unit
B2	CLKOUT pulse width low (MIN = $0.4 \times B1$ , MAX = $0.6 \times B1$ )	12.1	18.2	10.0	15.0	6.1	9.1	5.0	7.5	ns
B3	CLKOUT pulse width high (MIN = $0.4 \times B1$ , MAX = $0.6 \times B1$ )	12.1	18.2	10.0	15.0	6.1	9.1	5.0	7.5	ns
B4	CLKOUT rise time		4.00	—	4.00	_	4.00	_	4.00	ns
B5	CLKOUT fall time		4.00	—	4.00	_	4.00	_	4.00	ns
B7	CLKOUT to A(0:31), BADDR(28:30), RD/ $\overline{WR}$ , BURST, D(0:31) output hold (MIN = 0.25 × B1)	7.60	_	6.30	—	3.80	_	3.13	—	ns
B7a	CLKOUT to TSIZ(0:1), $\overline{\text{REG}}$ , $\overline{\text{RSV}}$ , $\overline{\text{BDIP}}$ , PTR output hold (MIN = 0.25 × B1)	7.60	—	6.30	—	3.80	—	3.13	—	ns
B7b	$\begin{array}{l} \mbox{CLKOUT to $\overline{BR}$, $\overline{BG}$, $FRZ$, $VFLS(0:1)$, $VF(0:2)$}\\ \mbox{IWP(0:2)$, $LWP(0:1)$, $\overline{STS}$ output hold}\\ \mbox{(MIN = } 0.25 \times B1) \end{array}$	7.60	—	6.30	—	3.80	—	3.13	—	ns
B8	$\frac{\text{CLKOUT to A(0:31), BADDR(28:30), RD}}{\text{BURST}, D(0:31) \text{ valid (MAX = } 0.25 \times \text{B1 + } 6.3)}$	_	13.80	—	12.50		10.00	—	9.43	ns
B8a	CLKOUT to TSIZ(0:1), $\overline{\text{REG}}$ , $\overline{\text{RSV}}$ , $\overline{\text{BDIP}}$ , PTR valid (MAX = 0.25 × B1 + 6.3)	_	13.80	—	12.50	_	10.00	—	9.43	ns
B8b	CLKOUT to $\overline{BR}$ , $\overline{BG}$ , VFLS(0:1), VF(0:2), IWP(0:2), FRZ, LWP(0:1), $\overline{STS}$ valid <sup>2</sup> (MAX = 0.25 × B1 + 6.3)	_	13.80	—	12.50	_	10.00	—	9.43	ns
B9	CLKOUT to A(0:31), BADDR(28:30), RD/WR, BURST, D(0:31), TSIZ(0:1), REG, RSV, PTR High-Z (MAX = 0.25 × B1 + 6.3)	7.60	13.80	6.30	12.50	3.80	10.00	3.13	9.43	ns
B11	CLKOUT to $\overline{TS}$ , $\overline{BB}$ assertion (MAX = 0.25 × B1 + 6.0)	7.60	13.60	6.30	12.30	3.80	9.80	3.13	9.13	ns
B11a	CLKOUT to $\overline{TA}$ , $\overline{BI}$ assertion (when driven by the memory controller or PCMCIA interface) (MAX = $0.00 \times B1 + 9.30^{1}$ )	2.50	9.30	2.50	9.30	2.50	9.80	2.5	9.3	ns
B12	CLKOUT to $\overline{TS}$ , $\overline{BB}$ negation (MAX = 0.25 × B1 + 4.8)	7.60	12.30	6.30	11.00	3.80	8.50	3.13	7.92	ns
B12a	CLKOUT to $\overline{TA}$ , $\overline{BI}$ negation (when driven by the memory controller or PCMCIA interface) (MAX = 0.00 × B1 + 9.00)	2.50	9.00	2.50	9.00	2.50	9.00	2.5	9.00	ns
B13	CLKOUT to $\overline{\text{TS}}$ , $\overline{\text{BB}}$ High-Z (MIN = 0.25 × B1)	7.60	21.60	6.30	20.30	3.80	14.00	3.13	12.93	ns
B13a	CLKOUT to $\overline{TA}$ , $\overline{BI}$ High-Z (when driven by the memory controller or PCMCIA interface) (MIN = 0.00 × B1 + 2.5)	2.50	15.00	2.50	15.00	2.50	15.00	2.5	15.00	ns
B14	CLKOUT to $\overline{\text{TEA}}$ assertion (MAX = 0.00 × B1 + 9.00)	2.50	9.00	2.50	9.00	2.50	9.00	2.50	9.00	ns



Num	Characteristic	33	MHz	40 I	MHz	66	MHz	80	llmit	
Num	Characteristic	Min	Мах	Min	Мах	Min	Мах	Min	Мах	Unit
B15	CLKOUT to $\overline{\text{TEA}}$ High-Z (MIN = 0.00 × B1 + 2.50)	2.50	15.00	2.50	15.00	2.50	15.00	2.50	15.00	ns
B16	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	6.00	_	6.00	_	6.00		6	_	ns
B16a	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	4.50	—	4.50	—	4.50	—	4.50	—	ns
B16b	$\overline{BB}, \overline{BG}, \overline{BR}, \text{ valid to CLKOUT (setup time)}^2$ (4MIN = 0.00 × B1 + 0.00)	4.00	_	4.00	_	4.00		4.00	—	ns
B17	CLKOUT to $\overline{TA}$ , $\overline{TEA}$ , $\overline{BI}$ , $\overline{BB}$ , $\overline{BG}$ , $\overline{BR}$ valid (hold time) (MIN = 0.00 × B1 + 1.00 <sup>3</sup> )	1.00	—	1.00	—	2.00	_	2.00	—	ns
B17a	CLKOUT to $\overline{KR}$ , $\overline{RETRY}$ , $\overline{CR}$ valid (hold time) (MIN = 0.00 × B1 + 2.00)	2.00	—	2.00	—	2.00	—	2.00	—	ns
B18	D(0:31) valid to CLKOUT rising edge (setup time) <sup>4</sup> (MIN = $0.00 \times B1 + 6.00$ )	6.00	—	6.00	—	6.00	_	6.00	—	ns
B19	CLKOUT rising edge to D(0:31) valid (hold time) <sup>4</sup> (MIN = $0.00 \times B1 + 1.00^5$ )	1.00	_	1.00	_	2.00		2.00	—	ns
B20	D(0:31) valid to CLKOUT falling edge (setup time) <sup>6</sup> (MIN = $0.00 \times B1 + 4.00$ )	4.00	—	4.00	—	4.00	—	4.00	—	ns
B21	CLKOUT falling edge to D(0:31) valid (hold time) <sup>6</sup> (MIN = $0.00 \times B1 + 2.00$ )	2.00	—	2.00	—	2.00	—	2.00	—	ns
B22	CLKOUT rising edge to $\overline{CS}$ asserted GPCM ACS = 00 (MAX = 0.25 × B1 + 6.3)	7.60	13.80	6.30	12.50	3.80	10.00	3.13	9.43	ns
B22a	CLKOUT falling edge to $\overline{CS}$ asserted GPCM ACS = 10, TRLX = 0 (MAX = 0.00 × B1 + 8.00)	—	8.00	—	8.00		8.00		8.00	ns
B22b	CLKOUT falling edge to $\overline{CS}$ asserted GPCM ACS = 11, TRLX = 0, EBDF = 0 (MAX = 0.25 × B1 + 6.3)	7.60	13.80	6.30	12.50	3.80	10.00	3.13	9.43	ns
B22c	CLKOUT falling edge to $\overline{CS}$ asserted GPCM ACS = 11, TRLX = 0, EBDF = 1 (MAX = 0.375 × B1 + 6.6)	10.90	18.00	10.90	16.00	5.20	12.30	4.69	10.93	ns
B23	CLKOUT rising edge to $\overline{CS}$ negated GPCM read access, GPCM write access ACS = 00, TRLX = 0 and CSNT = 0 (MAX = 0.00 × B1 + 8.00)	2.00	8.00	2.00	8.00	2.00	8.00	2.00	8.00	ns
B24	A(0:31) and BADDR(28:30) to $\overline{CS}$ asserted GPCM ACS = 10, TRLX = 0 (MIN = $0.25 \times B1 - 2.00$ )	5.60	—	4.30	—	1.80	_	1.13	—	ns
B24a	A(0:31) and BADDR(28:30) to $\overline{CS}$ asserted GPCM ACS = 11, TRLX = 0 (MIN = 0.50 × B1 - 2.00)	13.20	—	10.50	—	5.60	—	4.25	—	ns



Num	Characteristic	33	MHz	40 I	MHz	66 I	MHz	80 I	MHz	Unit
NUM	Characteristic	Min	Max	Min	Мах	Min	Max	Min	Мах	Unit
B25			9.00		9.00		9.00		9.00	ns
B26	CLKOUT rising edge to $\overline{OE}$ negated (MAX = 0.00 × B1 + 9.00)	2.00	9.00	2.00	9.00	2.00	9.00	2.00	9.00	ns
B27	A(0:31) and BADDR(28:30) to $\overline{CS}$ asserted GPCM ACS = 10, TRLX = 1 (MIN = 1.25 × B1 - 2.00)	35.90	—	29.30	—	16.90	—	13.60		ns
B27a	A(0:31) and BADDR(28:30) to $\overline{CS}$ asserted GPCM ACS = 11, TRLX = 1 (MIN = 1.50 × B1 - 2.00)	43.50	_	35.50		20.70		16.75		ns
B28	CLKOUT rising edge to $\overline{WE}(0:3)/BS_B[0:3]$ negated GPCM write access CSNT = 0 (MAX = 0.00 × B1 + 9.00)		9.00		9.00		9.00		9.00	ns
B28a	CLKOUT falling edge to $\overline{WE}(0:3)/BS_B[0:3]$ negated GPCM write access TRLX = 0, CSNT = 1, EBDF = 0 (MAX = 0.25 × B1 + 6.80)	7.60	14.30	6.30	13.00	3.80	10.50	3.13	9.93	ns
B28b	CLKOUT falling edge to $\overline{CS}$ negated GPCM write access TRLX = 0, CSNT = 1 ACS = 10 or ACS = 11, EBDF = 0 (MAX = 0.25 × B1 + 6.80)	_	14.30	_	13.00	_	10.50	_	9.93	ns
B28c	CLKOUT falling edge to $\overline{WE}(0:3)/BS\_B[0:3]$ negated GPCM write access TRLX = 0, CSNT = 1 write access TRLX = 0, CSNT = 1, EBDF = 1 (MAX = 0.375 × B1 + 6.6)	10.90	18.00	10.90	18.00	5.20	12.30	4.69	11.29	ns
B28d	CLKOUT falling edge to $\overline{CS}$ negated GPCM write access TRLX = 0, CSNT = 1, ACS = 10 or ACS = 11, EBDF = 1 (MAX = 0.375 × B1 + 6.6)	_	18.00	_	18.00	_	12.30	_	11.30	ns
B29	$\label{eq:weighted_states} \hline \hline WE(0:3)/BS_B[0:3] \mbox{ negated to } D(0:31) \mbox{ High-Z} \\ GPCM \mbox{ write access, } CSNT = 0, \mbox{ EBDF } = 0 \\ (MIN = 0.25 \times B1 - 2.00) \\ \hline \hline \hline \end{array}$	5.60	—	4.30	—	1.80		1.13		ns
B29a	$\label{eq:weighted_states} \begin{array}{ c c c } \hline WE(0:3)/BS_B[0:3] \mbox{ negated to } D(0:31) \mbox{ High-Z} \\ GPCM \mbox{ write access, } TRLX = 0, \mbox{ CSNT = 1,} \\ EBDF = 0 \mbox{ (MIN = } 0.50 \times B1 - 2.00) \end{array}$	13.20		10.50		5.60		4.25		ns
B29b	$\overline{CS}$ negated to D(0:31) High-Z GPCM write access, ACS = 00, TRLX = 0 and CSNT = 0 (MIN = 0.25 × B1 - 2.00)	5.60		4.30		1.80		1.13		ns
B29c	$\label{eq:constraint} \hline \hline CS \ \text{negated to D(0:31) High-Z GPCM write} \\ access, TRLX = 0, CSNT = 1, ACS = 10 \ \text{or} \\ ACS = 11, EBDF = 0 \ (MIN = 0.50 \times B1 - 2.00) \\ \hline \hline \end{tabular}$	13.20		10.50		5.60		4.25		ns



\_\_\_\_\_

		33 1	MHz	40 N	MHz	66 I	MHz	80 1	MHz	
Num	Characteristic	Min	Max	Min	Max	Min	Max	Min	Max	Unit
B29d	$\label{eq:weight} \begin{array}{ llllllllllllllllllllllllllllllllllll$	43.50	_	35.50		20.70	_	16.75	_	ns
B29e	$\overline{CS}$ negated to D(0:31) High-Z GPCM write access, TRLX = 1, CSNT = 1, ACS = 10 or ACS = 11, EBDF = 0 (MIN = 1.50 × B1 - 2.00)	43.50	_	35.50	_	20.70	_	16.75	_	ns
B29f	$\label{eq:weighted_states} \begin{array}{ c c } \hline \hline WE(0:3/BS\_B[0:3]) \mbox{ negated to } D(0:31) \mbox{ High-Z} \\ \hline GPCM \mbox{ write access, } TRLX = 0, \mbox{ CSNT = 1,} \\ \hline EBDF = 1 \mbox{ (MIN = } 0.375 \times B1 - 6.30)^7 \end{array}$	5.00	_	3.00	_	0.00	_	0.00	_	ns
B29g	$\overline{\text{CS}}$ negated to D(0:31) High-Z GPCM write access, TRLX = 0, CSNT = 1 ACS = 10 or ACS = 11, EBDF = 1 (MIN = 0.375 × B1 - 6.30) <sup>7</sup>	5.00	_	3.00	_	0.00	_	0.00	_	ns
B29h	$\label{eq:weighted} \begin{array}{ c c } \hline WE(0:3)/BS\_B[0:3] \mbox{ negated to } D(0:31) \mbox{ High-Z} \\ GPCM \mbox{ write access, } TRLX = 1, \mbox{ CSNT = 1,} \\ EBDF = 1 \mbox{ (MIN = } 0.375 \times B1 - 3.30) \end{array}$	38.40	_	31.10	_	17.50	_	13.85	_	ns
B29i	$\label{eq:cs} \hline \hline CS \ \text{negated to } D(0:31) \ (0:3) \ \text{High-Z GPCM} \\ \text{write access, } TRLX = 1, \ CSNT = 1, \ ACS = 10 \\ \text{or } ACS = 11, \ EBDF = 1 \\ (MIN = 0.375 \times B1 - 3.30) \\ \hline \hline \end{tabular}$	38.40	_	31.10	_	17.50	_	13.85	_	ns
B30	$\label{eq:starsest} \begin{array}{ c c c c c c c c c c c c c c c c c c c$	5.60	_	4.30	_	1.80	_	1.13	_	ns
B30a	$eq:weighted_$	13.20	_	10.50		5.60	_	4.25	_	ns
B30b	$eq:weighted_$	43.50		35.50		20.70		16.75		ns
B30c	$eq:weighted_$	8.40	_	6.40	_	2.70	_	1.70	_	ns



Num	Characteristic	33	MHz	40	MHz	66 I	MHz	80 I	MHz	Unit
Num	Characteristic	Min	Мах	Min	Max	Min	Max	Min	Мах	Unit
B30d	WE(0:3)/BS_B[0:3] negated to A(0:31), BADDR(28:30) invalid GPCM write access TRLX = 1, CSNT =1, CS negated to A(0:31) invalid GPCM write access TRLX = 1, CSNT = 1, ACS = 10 or 11, EBDF = 1	38.67	_	31.38		17.83	_	14.19		ns
B31	CLKOUT falling edge to $\overline{CS}$ valid as requested by control bit CST4 in the corresponding word in the UPM (MAX = $0.00 \times B1 + 6.00$ )	1.50	6.00	1.50	6.00	1.50	6.00	1.50	6.00	ns
B31a	CLKOUT falling edge to $\overline{CS}$ valid as requested by control bit CST1 in the corresponding word in the UPM (MAX = $0.25 \times B1 + 6.80$ )	7.60	14.30	6.30	13.00	3.80	10.50	3.13	10.00	ns
B31b	CLKOUT rising edge to $\overline{CS}$ valid, as requested by control bit CST2 in the corresponding word in the UPM (MAX = $0.00 \times B1 + 8.00$ )	1.50	8.00	1.50	8.00	1.50	8.00	1.50	8.00	ns
B31c	CLKOUT rising edge to $\overline{CS}$ valid, as requested by control bit CST3 in the corresponding word in the UPM (MAX = $0.25 \times B1 + 6.30$ )	7.60	13.80	6.30	12.50	3.80	10.00	3.13	9.40	ns
B31d	CLKOUT falling edge to $\overline{CS}$ valid as requested by control bit CST1 in the corresponding word in the UPM EBDF = 1 (MAX = 0.375 × B1 + 6.6)	13.30	18.00	11.30	16.00	7.60	12.30	4.69	11.30	ns
B32	CLKOUT falling edge to $\overline{BS}$ valid as requested by control bit BST4 in the corresponding word in the UPM (MAX = $0.00 \times B1 + 6.00$ )	1.50	6.00	1.50	6.00	1.50	6.00	1.50	6.00	ns
B32a	CLKOUT falling edge to $\overline{BS}$ valid as requested by control bit BST1 in the corresponding word in the UPM, EBDF = 0 (MAX = 0.25 × B1 + 6.80)	7.60	14.30	6.30	13.00	3.80	10.50	3.13	10.00	ns
B32b	CLKOUT rising edge to $\overline{\text{BS}}$ valid, as requested by control bit BST2 in the corresponding word in the UPM (MAX = $0.00 \times \text{B1} + 8.00$ )	1.50	8.00	1.50	8.00	1.50	8.00	1.50	8.00	ns
B32c	CLKOUT rising edge to $\overline{\text{BS}}$ valid, as requested by control bit BST3 in the corresponding word in the UPM (MAX = $0.25 \times B1 + 6.80$ )	7.60	14.30	6.30	13.00	3.80	10.50	3.13	10.00	ns
B32d	CLKOUT falling edge to $\overline{BS}$ valid as requested by control bit BST1 in the corresponding word in the UPM, EBDF = 1 (MAX = 0.375 × B1 + 6.60)	13.30	18.00	11.30	16.00	7.60	12.30	4.49	11.30	ns
B33	CLKOUT falling edge to $\overline{\text{GPL}}$ valid as requested by control bit GxT4 in the corresponding word in the UPM (MAX = 0.00 × B1 + 6.00)	1.50	6.00	1.50	6.00	1.50	6.00	1.50	6.00	ns



Num	Oherresteristic	33 I	MHz	40 I	MHz	66 I	MHz	80 I	MHz	11
Num	Characteristic	Min	Max	Min	Max	Min	Max	Min	Max	Unit
B33a	CLKOUT rising edge to $\overline{\text{GPL}}$ valid as requested by control bit GxT3 in the corresponding word in the UPM (MAX = $0.25 \times B1 + 6.80$ )	7.60	14.30	6.30	13.00	3.80	10.50	3.13	10.00	ns
B34	A(0:31), BADDR(28:30), and D(0:31) to $\overline{CS}$ valid, as requested by control bit CST4 in the corresponding word in the UPM (MIN = $0.25 \times B1 - 2.00$ )	5.60	_	4.30	_	1.80	_	1.13	_	ns
B34a	A(0:31), BADDR(28:30), and D(0:31) to $\overline{CS}$ valid, as requested by control bit CST1 in the corresponding word in the UPM (MIN = 0.50 × B1 - 2.00)	13.20	_	10.50	_	5.60	_	4.25	_	ns
B34b	A(0:31), BADDR(28:30), and D(0:31) to $\overline{CS}$ valid, as requested by CST2 in the corresponding word in UPM (MIN = 0.75 × B1 - 2.00)	20.70	_	16.70	_	9.40	_	6.80	_	ns
B35	A(0:31), BADDR(28:30) to $\overline{CS}$ valid as requested by control bit BST4 in the corresponding word in the UPM (MIN = 0.25 × B1 - 2.00)	5.60	_	4.30	_	1.80	_	1.13	_	ns
B35a	A(0:31), BADDR(28:30), and D(0:31) to $\overline{BS}$ valid as requested by BST1 in the corresponding word in the UPM (MIN = 0.50 × B1 - 2.00)	13.20	_	10.50	_	5.60	_	4.25	_	ns
B35b	A(0:31), BADDR(28:30), and D(0:31) to $\overline{BS}$ valid as requested by control bit BST2 in the corresponding word in the UPM (MIN = $0.75 \times B1 - 2.00$ )	20.70	_	16.70	_	9.40	_	7.40	_	ns
B36	A(0:31), BADDR(28:30), and D(0:31) to $\overline{\text{GPL}}$ valid as requested by control bit GxT4 in the corresponding word in the UPM (MIN = $0.25 \times B1 - 2.00$ )	5.60	_	4.30	_	1.80	_	1.13	_	ns
B37	UPWAIT valid to CLKOUT falling edge <sup>9</sup> (MIN = $0.00 \times B1 + 6.00$ )	6.00	—	6.00	_	6.00	_	6.00	—	ns
B38	CLKOUT falling edge to UPWAIT valid <sup>9</sup> (MIN = $0.00 \times B1 + 1.00$ )	1.00	—	1.00		1.00		1.00	—	ns
B39	$\overline{\text{AS}}$ valid to CLKOUT rising edge <sup>10</sup> (MIN = 0.00 × B1 + 7.00)	7.00		7.00	—	7.00	_	7.00		ns
B40	A(0:31), TSIZ(0:1), RD/ $\overline{WR}$ , $\overline{BURST}$ valid to CLKOUT rising edge (MIN = 0.00 × B1 + 7.00)	7.00	—	7.00	—	7.00	—	7.00	—	ns
B41	$\label{eq:setup_state} \hline{\mbox{TS}} \ \mbox{valid to CLKOUT rising edge (setup time)} \\ (\mbox{MIN} = 0.00 \times \mbox{B1} + 7.00) \end{aligned}$	7.00	_	7.00	—	7.00	_	7.00	—	ns

### Table 10. Bus Operation Timings (continued)



Num	Characteristic		33 MHz		40 MHz		MHz	80 MHz		Unit
Num		Min	Max	Min	Max	Min	Max	Min	Max	Unit
B42	CLKOUT rising edge to $\overline{TS}$ valid (hold time) (MIN = 0.00 × B1 + 2.00)	2.00	—	2.00	_	2.00	_	2.00	_	ns
B43	AS negation to memory controller signals negation (MAX = TBD)	—	TBD	—	TBD	_	TBD	_	TBD	ns

<sup>1</sup> For part speeds above 50 MHz, use 9.80 ns for B11a.

<sup>2</sup> The timing required for BR input is relevant when the MPC875/MPC870 is selected to work with the internal bus arbiter. The timing for BG input is relevant when the MPC875/MPC870 is selected to work with the external bus arbiter.

<sup>3</sup> For part speeds above 50 MHz, use 2 ns for B17.

<sup>4</sup> The D(0:31) input timings B18 and B19 refer to the rising edge of the CLKOUT in which the TA input signal is asserted.

<sup>5</sup> For part speeds above 50 MHz, use 2 ns for B19.

<sup>6</sup> The D(0:31) input timings B20 and B21 refer to the falling edge of the CLKOUT. This timing is valid only for read accesses controlled by chip-selects under control of the user-programmable machine (UPM) in the memory controller, for data beats where DLT3 = 1 in the RAM words. (This is only the case where data is latched on the falling edge of CLKOUT.)

<sup>7</sup> This formula applies to bus operation up to 50 MHz.

<sup>8</sup> The timing B30 refers to  $\overline{CS}$  when ACS = 00 and to  $\overline{WE}(0:3)$  when CSNT = 0.

<sup>9</sup> The signal UPWAIT is considered asynchronous to the CLKOUT and synchronized internally. The timings specified in B37 and B38 are specified to enable the freeze of the UPM output signals as described in Figure 20.

<sup>10</sup> The AS signal is considered asynchronous to the CLKOUT. The timing B39 is specified in order to allow the behavior specified in Figure 23.



Figure 5 provides the control timing diagram.




Figure 6 provides the timing for the external clock.




Figure 6. External Clock Timing