

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Freescale Semiconductor Data Sheet

Document Number: MSC7118

Rev. 7, 4/2008

MSC7118

Low-Cost 16-bit DSP with DDR Controller



- StarCore[®] SC1400 DSP extended core with one SC1400 DSP core, 256 Kbyte of internal SRAM M1 memory, 16 way 16 Kbyte instruction cache (ICache), four-entry write buffer, programmable interrupt controller (PIC), and low-power Wait and Stop processing modes.
- 192 Kbyte M2 memory for critical data and temporary data buffering.
- 8 Kbyte boot ROM.
- AHB-Lite crossbar switch that allows parallel data transfers
 between four master ports and six slave ports, where each port
 connects to an AHB-Lite bus; fixed or round robin priority
 programmable at each slave port; programmable bus parking at
 each slave port; low power mode.
- Internal PLL generates up to 300 MHz clock for the SC1400 core and up to 150 MHz for the crossbar switch, DMA channels, M2 memory, and other peripherals.
- Clock synthesis module provides predivision of PLL input clock; independent clocking of the internal timers and DDR module; programmable operation in the SC1400 low power Stop mode; independent shutdown of different regions of the device.
- Enhanced 16-bit wide host interface (HDI16) provides a glueless connection to industry-standard microcomputers, microprocessors, and DSPs and can also operate with an 8-bit host data bus, making if fully compatible with the DSP56300 HI08 from the external host side.
- DDR memory controller that supports byte enables for up to a 32-bit data bus; glueless interface to 150 MHz 14-bit page mode DDR-RAM; 14-bit external address bus supporting up to 1 Gbyte; and 16-bit or 32-bit external data bus.
- Programmable memory interface with independent read buffers, programmable predictive read feature for each buffer, and a write buffer.
- System control unit performs software watchdog timer function; includes programmable bus time-out monitors on AHB-Lite slave buses; includes bus error detection and programmable time-out monitors on AHB-Lite master buses; and has address out-of-range detection on each crossbar switch buses.
- Event port collects and counts important signal events including DMA and interrupt requests and trigger events such as interrupts, breakpoints, DMA transfers, or wake-up events; units operate independently, in sequence, or triggered externally; can be used standalone or with the OCE10.

- Multi-channel DMA controller with 32 time-multiplexed unidirectional channels, priority-based time-multiplexing between channels using 32 internal priority levels, fixed- or round-robin-priority operation, major-minor loop structure, and DONE or DRACK protocol from requesting units.
- Two independent TDM modules with independent receive and transmit, programmable sharing of frame sync and clock, programmable word size (8 or 16-bit), hardware-base A-law/μ-law conversion, up to 50 Mbps data rate per TDM, up to 128 channels, with glueless interface to E1/T1 frames and MVIP, SCAS, and H.110 buses.
- UART with full-duplex operation up to 5.0 Mbps.
- Up to 41 general-purpose input/output (GPIO) ports.
- I²C interface that allows booting from EEPROM devices up to 1 Mbyte.
- Two quad timer modules, each with sixteen configurable 16-bit timers.
- fieldBISTTM unit detects and provides visibility into unlikely field
 failures for systems with high availability to ensure structural
 integrity, that the device operates at the rated speed, is free from
 reliability defects, and reports diagnostics for partial or complete
 device inoperability.
- Standard JTAG interface allows easy integration to system firmware and internal on-chip emulation (OCE10) module.
- Optional booting external host via 8-bit or 16-bit access through the HDI16, I²C, or SPI using in the boot ROM to access serial SPI Flash/EEPROM devices; different clocking options during boot with the PLL on or off using a variety of input frequency ranges.





Table of Contents

1	Pin A	ssignments4	Figure 6.	DDR DRAM Output Timing Diagram	. 27
	1.1	MAP-BGA Ball Layout Diagrams	Figure 7.	DDR DRAM AC Test Load	
	1.2	Signal List By Ball Location	Figure 8.	TDM Receive Signals	. 28
2	Electr	rical Characteristics17	Figure 9.	TDM Transmit Signals	
	2.1	Maximum Ratings	Figure 10.	Read Timing Diagram, Single Data Strobe	. 31
	2.2	Recommended Operating Conditions18	Figure 11.	Read Timing Diagram, Double Data Strobe	. 31
	2.3	Thermal Characteristics	Figure 12.	Write Timing Diagram, Single Data Strobe	. 32
	2.4	DC Electrical Characteristics	Figure 13.	Write Timing Diagram, Double Data Strobe	. 32
	2.5	AC Timings	Figure 14.	Host DMA Read Timing Diagram, HPCR[OAD] = 0	. 33
3	Hardy	ware Design Considerations39	Figure 15.	Host DMA Write Timing Diagram, HPCR[OAD] = 0	. 33
	3.1	Thermal Design Considerations	Figure 16.	I2C Timing Diagram	. 34
	3.2	Power Supply Design Considerations	Figure 17.	UART Input Timing	. 35
	3.3	Estimated Power Usage Calculations47	Figure 18.	UART Output Timing	. 35
	3.4	Reset and Boot	Figure 19.	EE Pin Timing	. 35
	3.5	DDR Memory System Guidelines	Figure 20.	EVNT Pin Timing	. 36
4	Order	ring Information55	Figure 21.	GPI/GPO Pin Timing	. 36
5	Packa	age Information56	Figure 22.	Test Clock Input Timing Diagram	. 37
6	Produ	uct Documentation	Figure 23.	Boundary Scan (JTAG) Timing Diagram	. 38
7	Revis	sion History	Figure 24.	Test Access Port Timing Diagram	. 38
	ot of	Eiguro e	Figure 25.	TRST Timing Diagram	. 38
		Figures	Figure 26.	Voltage Sequencing Case 1	. 41
_	jure 1.	MSC7118 Block Diagram3	Figure 27.	9	
Fig	jure 2.	MSC7118 Molded Array Process-Ball Grid Array	Figure 28.	Voltage Sequencing Case 3	. 43
		(MAP-BGA), Top View	Figure 29.	Voltage Sequencing Case 4	. 44
Fig	jure 3.	MSC7118 Molded Array Process-Ball Grid Array	Figure 30.	Voltage Sequencing Case 5	. 45
		(MAP-BGA), Bottom View 5	Figure 31.	PLL Power Supply Filter Circuits	. 46
_	jure 4.	Timing Diagram for a Reset Configuration Write 25	Figure 32.	SSTL Termination Techniques	. 52
Fig	jure 5.	DDR DRAM Input Timing Diagram	Figure 33.	SSTL Power Value	. 53






Figure 1. MSC7118 Block Diagram



1 Pin Assignments

This section includes diagrams of the MSC7118 package ball grid array layouts and pinout allocation tables.

1.1 MAP-BGA Ball Layout Diagrams

Top and bottom views of the MAP-BGA package are shown in Figure 2 and Figure 3 with their ball location index numbers.

Top View 1 2 3 4 5 6 8 10 12 13 14 15 16 17 18 19 20 11 DQM1 GND DQS2 CK HD15 HD12 HD10 HD4 GND GND HD7 HD6 HD1 HD0 вмз NC WE NC CS0 DQM2 DQS3 DQS0 HD14 HD11 NC В V_{DDM} D30 D25 CS1 DQM3 DQM0 DQS1 RAS CAS HD13 HD9 HD3 NC NC NC C D27 GND D28 V_{DDM} V_{DDM} V_{DDM} V_{DDM} V_{DDM} V_{DDIO} NC V_{DDM} V_{DDIC} V_{DDIO} V_{DDIO} V_{DDIC} V_{DDIC} V_{DDC} D Е V_{DDM} V_{DDM} V_{DDC} V_{DDC} V_{DDC} V_{DDC} V_{DDM} V_{DDIO} V_{DDIC} V_{DDIO} V_{DDIO} V_{DDIO} V_{DDC} V_{DDC} NC V_{DDC} D15 D29 V_{DDC} V_{DDC} V_{DDC} GND GND GND V_{DDM} GND GND GND V_{DDIO} V_{DDC} NC V_{DDM} F D13 GND GND GND GND GND GND GND GND GND V_{DDM} GND V_{DDIC} NC G D11 GND GND GND GND GND GND GND GND GND D12 V_{DDM} V_{DDIO} V_{DDC} HA1 $\mathrm{V}_{\mathrm{DDM}}$ V_{DDM} GND GND GND GND GND GND GND GND HREQ D10 V_{DDM} V_{DDM} V_{DDIO} V_{DDC} HA3 GND HA0 HDS D8 V_{DDC} V_{DDM} V_{DDIO} V_{DDIO} V_{DDC} HDDS Κ GND GND GND GND GND GND GND GND GND HCS2 HCS1 HRW V_{DDC} V_{DDM} V_{DDIO} V_{DDIO} V_{DDIO} V_{DDC} GND URXD V_{DDM} V_{DDM} V_{DDM} V_{DDC} V_{DDC} GND GND GND GND GND GND GND GND CLKIN V_{REF} V_{DDM} V_{DDM} V_{DDM} V_{DDIO} V_{DDC} V_{SSPL} Ν PORESE D17 D16 V_{DDM} V_{DDM} GND GND GND GND GND GND GND GND V_{DDIO} V_{DDIO} V_{DDC} TPSE V_{DDPL} TESTO R V_{DDM} V_{DDM} V_{DDM} V_{DDM} V_{DDM} V_{DDIO} V_{DDIO} V_{DDIO} V_{DDC} D20 D22 V_{DDM} V_{DDM} V_{DDC} V_{DDM} V_{DDM} V_{DDC} V_{DDM} V_{DDM} V_{DDIO} V_{DDIO} V_{DDIO} V_{DDIO} V_{DDC} V_{DDC} MDIO TMS HRESE1 V_{DDC} TRST D21 D23 V_{DDM} V_{DDC} V_{DDC} COL TCK U EVNT4 TOTCK T1RFS T1TD V_{DDM} EVNT1 EVNT2 TORFS T0TFS T1RD T1TFS TXD2 RXD3 TXD1 TXCLK RX EF GND MDC W V_{DDM} EVNT3 . T0RCk T0RD TOTD . T1RCł TXD3 TXD0 RXD1 GND RXCL GND RX_D

Figure 2. MSC7118 Molded Array Process-Ball Grid Array (MAP-BGA), Top View






Figure 3. MSC7118 Molded Array Process-Ball Grid Array (MAP-BGA), Bottom View



1.2 Signal List By Ball Location

Table 1 lists the signals sorted by ball number and configuration.

Table 1. MSC7118 Signals by Ball Designator

	Signal Names								
Number		S	oftware Controlle	ed	Hardware	Controlled			
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate			
A1			G	ND					
A2			G	ND					
A3			DC	QM1					
A4			DC	QS2					
A 5			C	CK					
A6			ā	K					
A7		GPIC7		GPOC7	Н	015			
A8		GPIC4		GPOC4	Н	012			
A9		GPIC2		GPOC2	Н	010			
A10		rese	rved		Н	D7			
A11		rese	reserved			D6			
A12		reserved			HD4				
A13		rese	rved		HD1				
A14		rese	rved		Н	D0			
A15			G	ND					
A16	вмз	GP	ID8	GPOD8	rese	erved			
A17			Ν	IC					
A18			N	IC					
A19			١	IC					
A20			N	IC					
B1			V	DDM					
B2			١	IC					
В3			C	S0					
B4			DC	QM2					
B5			DC	QS3					
B6			DC	QS0					
B7			С	KE					
B8		WE							
В9		GPIC6		GPOC6	Н	014			
B10		GPIC3		GPOC3	Н	011			
B11		GPIC0		GPOC0	Н	D8			
B12		rese	rved		Н	D5			
B13		rese	rved		Н	D2			



Table 1. MSC7118 Signals by Ball Designator (continued)

	Signal Names									
Number		Software Controlled			Hardware Controlled					
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate				
B14				NC						
B15	BM2	GPI	GPOD7	rese	erved					
B16				NC						
B17				NC						
B18				NC						
B19				NC						
B20				NC						
C1			[)24						
C2			[030						
C3			[)25						
C4			Ō	S1						
C5			D	QM3						
C6			D	OMC						
C7			D	QS1						
C8			F	RAS						
C9			Ō	SAS						
C10		GPIC5		GPOC5	HI	D13				
C11		GPIC1		GPOC1	HD9					
C12		rese	rved		Н	ID3				
C13				NC						
C14				NC						
C15				NC						
C16			ļ	NC						
C17			1	NC						
C18			1	NC						
C19			l	NC						
C20			1	NC						
D1			V	DDM						
D2)28						
D3			[)27						
D4			G	iND						
D5			V	DDM						
D6				DDM						
D7				DDM						
D8				DDM						
D9				DDM						



Table 1. MSC7118 Signals by Ball Designator (continued)

	Signal Names									
Number		Se	Software Controlled			Hardware Controlled				
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate				
D10			V _C	DDM						
D11			V _D	DIO						
D12		V _{DDIO}								
D13			V _D	DIO						
D14			V _D	DIO						
D15			V _D	DIO						
D16			V _D	DIO						
D17			V	DDC						
D18				IC						
D19			N	IC						
D20			Ν	IC						
E1			G	ND						
E2			D	26						
E3			D	31						
E4			V _C	DDM						
E5				DDM						
E6				DDC						
E7				DDC						
E8				DDC						
E9				DDC						
E10				DDM						
E11				DIO						
E12				ODIO						
E13				DIO						
E14				DIO						
E15				DIO						
E16				DDC						
E17				DDC						
E18				IC						
E19				IC						
E20			N	IC						
F1			V	DDM						
F2				15						
F3				29						
F4			V _E	DDC						
F5				DDC						



Table 1. MSC7118 Signals by Ball Designator (continued)

	Signal Names									
Number		Software Controlled			Hardware Controlled					
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate				
F6		V_{DDC}								
F7		GND								
F8		GND								
F9			G	ND						
F10			V _E	DDM						
F11			V _E	DDM						
F12			G	ND						
F13			G	ND						
F14			G	ND						
F15			V _D	DDIO						
F16				DDC						
F17				DDC						
F18				IC						
F19			N	IC						
F20			N	IC						
G1			G	ND						
G2			D	13						
G3			G	ND						
G4			V _Γ	DDM						
G5				DDM						
G6				ND						
G7				ND						
G8				ND						
G9				ND						
G10				ND						
G11				ND						
G12				ND						
G13				ND						
G14				ND						
G15				DDIO						
G16)DIO						
G17				DDC						
G18				IC						
G19				IC						
G20				IC						
H1				14						



Table 1. MSC7118 Signals by Ball Designator (continued)

	Signal Names									
Number		S	Software Controlled			Controlled				
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate				
H2		D12								
H3		D11								
H4		V_DDM								
H5			V_{D}	DM						
H6			GI	ND						
H7			GI	ND						
H8			GI	ND						
H9			GI	ND						
H10			GI	ND						
H11			GI	ND						
H12			GI	ND						
H13			GI	ND						
H14			GI	ND						
H15			V _D	DIO						
H16				DIO						
H17				DC						
H18				С						
H19		rese	erved		Н	IA2				
H20		rese	erved		Н	IA1				
J1			D	10						
J2			V _D	DM						
J3				9						
J4			V _D	DM						
J5				DM						
J6				DM						
J7				ND						
J8			GI	ND						
J9			GI	ND						
J10			GI	ND						
J11			GI	ND						
J12			GI	ND						
J13			GI	ND						
J14			GI	ND						
J15			GI	ND						
J16			V _D	DIO						
J17				DC						



Table 1. MSC7118 Signals by Ball Designator (continued)

	Signal Names									
Number		S	oftware Controll	ed	Hardware	Controlled				
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate				
J18		GPIC11		GPOC11	Н	A3				
J19		rese	rved		HACK/HACK or HRRQ/HRRQ					
J20	HDSP		reserved		HREQ/HREQ	or HTRQ/HTRQ				
K1]	00						
K2			G	ND						
K3			1	08						
K4			V	DDC						
K5			V _I	DDM						
K6				ND						
K7			G	ND						
K8			G	ND						
K9			G	ND						
K10			G	ND						
K11			G	ND						
K12			G	ND						
K13			G	ND						
K14			G	ND						
K15			V _[DDIO						
K16			V _[DDIO						
K17			VI	DDC						
K18		rese	rved		Н	A0				
K19		rese	rved		НС	DDS				
K20		rese	rved		HDS/HDS o	r HWR/HWR				
L1			I	D1						
L2			G	ND						
L3			I	03						
L4			V	DDC						
L5				DDM						
L6				ND						
L7			G	ND						
L8			G	ND						
L9			G	ND						
L10			G	ND						
L11			G	ND						
L12			G	ND						
L13			G	ND						



Table 1. MSC7118 Signals by Ball Designator (continued)

	Signal Names									
Number		S	oftware Controll	ed	Hardware	Controlled				
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate				
L14			DDIO		•					
L15			ODIO							
L16										
L17				DDIO DDC						
L18		GPIB11		GPOB11	HCS2	P/HCS2				
L19		rese	rved		HCS1	/HCS1				
L20		rese	rved		HRW or	HRD/HRD				
M1				D2						
M2			V	DDM						
M3				D5						
M4			V	DDM						
M5				DDM						
M6				ND						
M7			G	ND						
M8			G	ND						
M9			G	ND						
M10			G	ND						
M11			G	ND						
M12			G	ND						
M13			G	ND						
M14			G	ND						
M15			G	ND						
M16			V	DDC						
M17				DDC						
M18	GPI	A14	IRQ15	GPOA14	S	DA				
M19	GPI	A12	ĪRQ3	GPOA12	U	ΓXD				
M20	GPI	A13	ĪRQ2	GPOA13	UF	RXD				
N1			1	D4						
N2			1	D6						
N3			V	REF						
N4				DDM						
N5				DDM						
N6				DDM						
N7				ND						
N8			G	ND						
N9			G	ND						



Table 1. MSC7118 Signals by Ball Designator (continued)

	Signal Names									
Number		S	Software Controlled			Hardware Controlled				
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate				
N10		GND								
N11		GND								
N12			GI	ND						
N13			GI	ND						
N14			GI	ND						
N15			V_{D}	DIO						
N16			V _D	DC						
N17			V _D	DC						
N18			CL	KIN						
N19	GPI	A15	ĪRQ14	GPOA15	S	CL				
N20			V _{SS}	SPLL						
P1			D							
P2			D	17						
P3			D	16						
P4			V_{D}	DM						
P5				DM						
P6			V_{D}	DM						
P7			GI	ND						
P8			GI	ND						
P9			GI	ND						
P10			GI	ND						
P11			GI	ND						
P12			GI	ND						
P13			GI	ND						
P14			GI	ND						
P15			V _D	DIO						
P16				DIO						
P17				DC						
P18			POR	ESET						
P19			TPS	SEL						
P20			V _{DE})PLL						
R1			GI	ND						
R2			D	19						
R3			D	18						
R4			V _D	DM						
R5			$\overline{V_D}$	DM						



Table 1. MSC7118 Signals by Ball Designator (continued)

	Signal Names									
Number		S	oftware Controlle	ed	Hardware	Controlled				
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate				
R6		V_{DDM}								
R7		GND								
R8		V_{DDM}								
R9			GI	ND						
R10			V _D	DDM						
R11			GI	ND						
R12			GI	ND						
R13			V _D	DIO						
R14			GI	ND						
R15			V _D	DIO						
R16			V _D	DIO						
R17			V	DDC						
R18	TDO									
R19		rese	erved		EE0/I	DBREQ				
R20			TE	ST0						
T1			V _C	DDM						
T2			D	20						
Т3			D	22						
T4			V _C	DDM						
T5			V _C	DDM						
T6			V _C	DDC						
T7				DDM						
Т8			V _C	DDM						
Т9				DDC						
T10				DDM						
T11			V _D	DDM						
T12			V _D	DIO						
T13				DIO						
T14			V _D	DIO						
T15			V _D	DIO						
T16				DDC						
T17			V _C	DDC						
T18		rese	erved		M	DIO				
T19			TI	MS						
T20			HRE	SET						
U1			GI	ND						



Table 1. MSC7118 Signals by Ball Designator (continued)

		Signal Names							
Number		S	oftware Controlle	ed	Hardware (Controlled			
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate			
U2			D	21					
U3			D	23					
U4			V _D	DDM					
U5			V _E	DDC					
U6			V _E	DDC					
U7			V _C	DDC					
U8			V _C	DDC					
U9			V _E	DDC					
U10			V _C	DDC					
U11			V _C	DDC					
U12			V _C	DDC					
U13			V _C	DDC					
U14			V _C	DDC					
U15			V _C	DDC					
U16			V	DDC					
U17				DDC					
U18		rese	erved		CC)L			
U19			TO	CK					
U20			TF	RST					
V1			V _C	DDM					
V2			N	IC					
V3			A	13					
V4			A	11					
V5			A	10					
V6			A	15					
V7			A	N2					
V8			В	A0					
V9			Ν	IC					
V10		rese	erved		EVN	IT0			
V11	SWTE	GPIA16	ĪRQ12	GPOA16 EVNT4		IT4			
V12	GP	IA8	ĪRQ6	GPOA8	TOTCK				
V13	GP	IA4	ĪRQ1	GPOA4	T1RFS				
V14	GP	IA0	ĪRQ11	GPOA0	T1TD				
V15	GPI	A28	ĪRQ17	GPOA28	TX_ER	reserved			
V16		GPID6		GPOD6	RXD2	reserved			
V17	GPI	A22	IRQ22	GPOA22	RX	D0			



Table 1. MSC7118 Signals by Ball Designator (continued)

	Signal Names									
Number		S	Software Controlled			Controlled				
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate				
V18	GPI	A24	IRQ24	GPOA24	TX_	_EN				
V19		rese	rved		CF	RS				
V20				TDI						
W1			C	AND						
W2			V	DDM						
W3			,	A 12						
W4				A8						
W5				A7						
W6				A6						
W7				A3						
W8				NC						
W9	GPI	A17	ĪRQ13	GPOA17	EVNT1	CLKO				
W10	ВМ0	GPI	C14	GPOC14	IVE	NT2				
W11	GPI	A10	ĪRQ5	GPOA10	T0RFS					
W12	GP	IA7	ĪRQ7	GPOA7	TOTFS					
W13	GP	IA3	ĪRQ8	GPOA3	T1RD					
W14	GP	IA1	ĪRQ10	GPOA1	T1TFS					
W15		GPID4		GPOD4	TXD2	reserved				
W16	GPI	A27	ĪRQ18	GPOA27	RXD3	reserved				
W17	GPI	A19	ĪRQ19	GPOA19	TXD1					
W18	GPI	A23	ĪRQ23	GPOA23	TXCLK or REFCLK					
W19	GPI	A26	ĪRQ26	GPOA26	RX_ER					
W20	H8BIT		reserved		М	OC .				
Y1			V	DDM						
Y2				AND						
Y3				A9						
Y4				A1						
Y5				A0						
Y6				A4						
Y 7			E	BA1						
Y8	rese	rved	NMI		reserved					
Y9	BM1	GPI	C15	GPOC15	EVNT3					
Y10	GPI	A11	IRQ4	GPOA11	TOF	RCK				
Y11		GPIA9		GPOA9	TORD					
Y12		GPIA6		GPOA6	TOTD					
Y13	GP	IA5	ĪRQ0	GPOA5	T1F	RCK				



Table 1.	MSC7118 Signa	Is by Ball	Designator	(continued)

	Signal Names					
Number		S	oftware Controlle	ed	Hardware	Controlled
	End of Reset	GPI Enabled (Default)	Interrupt Enabled	GPO Enabled	Primary	Alternate
Y14	GPIA2		IRQ9	GPOA2	T1TCK	
Y15	GPI	A29	ĪRQ16	GPOA29	TXD3	reserved
Y16	GPID5			GPOD5	RXCLK	reserved
Y17	GPIA20		ĪRQ20	GPOA20	TX	(D0
Y18	GPIA21		ĪRQ21	GPOA21	RXD1	
Y19		G				
Y20	GPI	A25	ĪRQ25	GPOA25	RX_DV o	r CRS_DV

Electrical Characteristics 2

This document contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications. For additional information, see the MSC711x Reference Manual.

2.1 **Maximum Ratings**

CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V_{DD}).

In calculating timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification never occurs in the same device with a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.

MSC7118 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 7 Freescale Semiconductor 17



Table 2 describes the maximum electrical ratings for the MSC7118.

Table 2. Absolute Maximum Ratings

Rating	Symbol	Value	Unit
Core supply voltage	V _{DDC}	1.5	V
Memory supply voltage	V _{DDM}	4.0	V
PLL supply voltage	V _{DDPLL}	1.5	V
I/O supply voltage	V _{DDIO}	-0.2 to 4.0	V
Input voltage	V _{IN}	(GND – 0.2) to 4.0	V
Reference voltage	V_{REF}	4.0	V
Maximum operating temperature	T _J	105	°C
Minimum operating temperature	T _A	-40	°C
Storage temperature range	T _{STG}	-55 to +150	°C

Notes:

- 1. Functional operating conditions are given in Table 3.
- 2. Absolute maximum ratings are stress ratings only, and functional operation at the maximum is not guaranteed. Stress beyond the listed limits may affect device reliability or cause permanent damage.
- 3. Section 3.1, Thermal Design Considerations includes a formula for computing the chip junction temperature (T_J).

2.2 Recommended Operating Conditions

Table 3 lists recommended operating conditions. Proper device operation outside of these conditions is not guaranteed.

Table 3. Recommended Operating Conditions

Rating	Symbol	Value	Unit
Core supply voltage	V _{DDC}	1.14 to 1.26	V
Memory supply voltage	V_{DDM}	2.38 to 2.63	V
PLL supply voltage	V _{DDPLL}	1.14 to 1.26	V
I/O supply voltage	V _{DDIO}	3.14 to 3.47	V
Reference voltage	V _{REF}	1.19 to 1.31	V
Operating temperature range	T _J T _A	maximum: 105 minimum: –40	°C °C



2.3 Thermal Characteristics

Table 4 describes thermal characteristics of the MSC7118 for the MAP-BGA package.

Table 4. Thermal Characteristics for MAP-BGA Package

		MAP-BGA		
Characteristic	Symbol	Natural Convection	200 ft/min (1 m/s) airflow	Unit
Junction-to-ambient ^{1, 2}	$R_{ heta JA}$	39	31	°C/W
Junction-to-ambient, four-layer board ^{1, 3}	$R_{ heta JA}$	23	20	°C/W
Junction-to-board ⁴	$R_{ heta JB}$	12		°C/W
Junction-to-case ⁵	$R_{ heta JC}$	7		°C/W
Junction-to-package-top ⁶	Ψ_{JT}	2		°C/W

Notes:

- Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- 2. Per SEMI G38-87 and JEDEC JESD51-2 with the single layer board horizontal.
- 3. Per JEDEC JESD51-6 with the board horizontal.
- 4. Thermal resistance between the die and the printed circuit board per JEDEC JESD 51-8. Board temperature is measured on the top surface of the board near the package.
- 5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

Section 3.1, Thermal Design Considerations explains these characteristics in detail.

2.4 DC Electrical Characteristics

This section describes the DC electrical characteristics for the MSC7118.

Note: The leakage current is measured for nominal voltage values must vary in the same direction (for example, both V_{DDIO} and V_{DDC} vary by +2 percent or both vary by -2 percent).

Table 5. DC Electrical Characteristics

Characteristic	Symbol	Min	Typical	Max	Unit
Core and PLL voltage	V _{DDC} V _{DDPLL}	1.14	1.2	1.26	V
DRAM interface I/O voltage ¹	V_{DDM}	2.375	2.5	2.625	V
I/O voltage	V_{DDIO}	3.135	3.3	3.465	V
DRAM interface I/O reference voltage ²	V_{REF}	$0.49 \times V_{DDM}$	1.25	$0.51 \times V_{DDM}$	V
DRAM interface I/O termination voltage ³	VTT	V _{REF} - 0.04	V_{REF}	V _{REF} + 0.04	V
Input high CLKIN voltage	V _{IHCLK}	2.4	3.0	3.465	V
DRAM interface input high I/O voltage	V _{IHM}	V _{REF} + 0.28	V_{DDM}	V _{DDM} + 0.3	V
DRAM interface input low I/O voltage	V_{ILM}	-0.3	GND	V _{REF} – 0.18	V
Input leakage current, V _{IN} = V _{DDIO}	I _{IN}	-1.0	0.09	1	μΑ
V _{REF} input leakage current	I _{VREF}	_	_	5	μΑ



rical Characteristics

Table 5. DC Electrical Characteristics (continued)

Characteristic	Symbol	Min	Typical	Max	Unit
Tri-state (high impedance off state) leakage current, $V_{\text{IN}} = V_{\text{DDIO}}$	I _{OZ}	-1.0	0.09	1	μА
Signal low input current, V _{IL} = 0.4 V	ΙL	-1.0	0.09	1	μΑ
Signal high input current, V _{IH} = 2.0 V	I _H	-1.0	0.09	1	μΑ
Output high voltage, $I_{OH} = -2$ mA, except open drain pins	V _{OH}	2.0	3.0	_	V
Output low voltage, I _{OL} = 5 mA	V _{OL}	_	0	0.4	V
Typical power at 300 MHz ⁵	Р	_	324.0	_	mW

Notes: 1. The value of V_{DDM} at the MSC7118 device must remain within 50 mV of V_{DDM} at the DRAM device at all times.

- V_{REF} must be equal to 50% of V_{DDM} and track V_{DDM} variations as measured at the receiver. Peak-to-peak noise must not exceed ±2% of the DC value.
- 3. V_{TT} is not applied directly to the MSC7118 device. It is the level measured at the far end signal termination. It should be equal to V_{REF}. This rail should track variations in the DC level of V_{REF}.
- 4. Output leakage for the memory interface is measured with all outputs disabled, $0 \text{ V} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{DDM}}$.
- 5. The core power values were measured using a standard EFR pattern at typical conditions (25°C, 300 MHz, 1.2 V core).

Table 6 lists the DDR DRAM capacitance.

Table 6. DDR DRAM Capacitance

Parameter/Condition	Symbol	Max	Unit
Input/output capacitance: DQ, DQS	C _{IO}	30	pF
Delta input/output capacitance: DQ, DQS	C _{DIO}	30	pF

Note: These values were measured under the following conditions:

- $V_{DDM} = 2.5 V \pm 0.125 V$
- f = 1 MHz
- T_A = 25°C
- $V_{OUT} = V_{DDM}/2$
- V_{OUT} (peak to peak) = 0.2 V

21



2.5 AC Timings

This section presents timing diagrams and specifications for individual signals and parallel I/O outputs and inputs. All AC timings are based on a 30 pF load, except where noted otherwise, and a 50 Ω transmission line. For any additional pF, use the following equations to compute the delay:

Standard interface: 2.45 + (0.054 × C_{load}) ns
 DDR interface: 1.6 + (0.002 × C_{load}) ns

2.5.1 Clock and Timing Signals

The following tables describe clock signal characteristics. **Table 6** shows the maximum frequency values for internal (core, reference, and peripherals) and external (CLKO) clocks. You must ensure that maximum frequency values are not exceeded (see **Section 2.5.2** for the allowable ranges when using the PLL).

Table 6. Maximum Frequencies

Characteristic	Maximum in MHz
Core clock frequency (CLOCK)	300
External output clock frequency (CLKO)	75
Memory clock frequency (CK, CK)	150
TDM clock frequency (TxRCK, TxTCK)	50

Table 7. Clock Frequencies in MHz

Characteristic	Symbol	Min	Max
CLKIN frequency	F _{CLKIN}	10	100
CLOCK frequency	F _{CORE}	_	300
CK, CK frequency	F _{CK}	_	150
TDMxRCK, TDMxTCK frequency	F _{TDMCK}	_	50
CLKO frequency	F _{CKO}	_	75
AHB/IPBus/APB clock frequency F _{BCK} —			
Note: The rise and fall time of external clocks should be 5 ns max	mum		

Table 8. System Clock Parameters

Characteristic	Min	Max	Unit
CLKIN frequency	10	100	MHz
CLKIN slope	_	5	ns
CLKIN frequency jitter (peak-to-peak)	_	1000	ps
CLKO frequency jitter (peak-to-peak)	_	150	ps

MSC7118 Low-Cost 16-bit DSP with DDR Controller Data Sheet, Rev. 7

2.5.2 Configuring Clock Frequencies

This section describes important requirements for configuring clock frequencies in the MSC7118 device when using the PLL block. To configure the device clocking, you must program four fields in the Clock Control Register (CLKCTL):

- *PLLDVF field*. Specifies the PLL division factor (PLLDVF + 1) to divide the input clock frequency F_{CLKIN}. The output of the divider block is the input to the multiplier block.
- *PLLMLTF field.* Specifies the PLL multiplication factor (PLLMLTF + 1). The output from the multiplier block is the loop frequency F_{LOOP}.
- RNG field. Selects the available PLL frequency range for F_{VCO}, either F_{LOOP} when the RNG bit is set (1) or F_{LOOP}/2 when the RNG bit is cleared (0).
- CKSEL field. Selects F_{CLKIN} , F_{VCO} , or $F_{VCO}/2$ as the source for the core clock.

There are restrictions on the frequency range permitted at the beginning of the multiplication portion of the PLL that affect the allowable values for the PLLDVF and PLLMLTF fields. The following sections define these restrictions and provide guidelines to configure the device clocking when using the PLL. Refer to the Clock and Power Management chapter in the MSC711x Reference Manual for details on the clock programming model.

2.5.2.1 PLL Multiplier Restrictions

There are two restrictions for correct usage of the PLL block:

- The input frequency to the PLL multiplier block (that is, the output of the divider) must be in the range 10–25 MHz.
- The output frequency of the PLL multiplier must be in the range 266–532 MHz.

When programming the PLL for a desired output frequency using the PLLDVF, PLLMLTF, and RNG fields, you must meet these constraints.

2.5.2.2 Input Division Factors and Corresponding CLKIN Frequency Range

The value of the PLLDVF field determines the allowable CLKIN frequency range, as shown in Table 9.

Table 9. CLKIN Frequency Ranges by Divide Factor Value

PLLDVF Field Value	Input Divide Factor	CLKIN Frequency Range	Comments
0x00	1	10 to 25 MHz	Input Division by 1
0x01	2	20 to 50 MHz	Input Division by 2
0x02	3	30 to 75 MHz	Input Division by 3
0x03	4	40 to 100 MHz	Input Division by 4
0x04	5	50 to 100 MHz	Input Division by 5
0x05	6	60 to 100 MHz	Input Division by 6
0x06	7	70 to 100 MHz	Input Division by 7
0x07	8	80 to 100 MHz	Input Division by 8
0x08	9	90 to 100 MHz	Input Division by 9
0x09	10	100 MHz	Input Division by 10

23



2.5.2.3 Multiplication Factor Range

The multiplier block output frequency ranges depend on the divided input clock frequency as shown in Table 10.

Table 10. PLLMLTF Ranges

Multiplier Block (Loop) Output Range		Minimum PLLMLTF Value	Maximum PLLMLTF Value	
	266 ≤ [Divided Input Clock × (PLLMLTF + 1)] ≤ 532 MHz	266/Divided Input Clock	532/Divided Input Clock	
Note	Note: This table results from the allowed range for F _{Loop} . The minimum and maximum multiplication factors are dependent on the frequency of the Divided Input Clock.			

2.5.2.4 Allowed Core Clock Frequency Range

The frequency delivered to the core, extended core, and peripherals depends on the value of the CLKCTRL[RNG] bit as shown in **Table 11**.

Table 11. F_{vco} Frequency Ranges

CLI	KCTRL[RNG] Value	Allowed Range of F _{vco}	
	1	266 ≤ F _{vco} ≤ 532 MHz	
	0	133 ≤ F _{vco} ≤ 266 MHz	
Note:	This table results from the allowed range for F _{vco} , which is F _{Loop} modified by CLKCTRL[RNG].		

This bit along with the CKSEL determines the frequency range of the core clock.

Table 12. Resulting Ranges Permitted for the Core Clock

CLKCTRL	[CKSEL]	CLKCTRL[RNG]	Resulting Division Factor	Allowed Range of Core Clock	Comments
1	1	1	1	266 ≤ core clock ≤ 300 MHz	Limited by maximum core frequency
1	1	0	2	133 ≤ core clock ≤ 266 MHz	Limited by range of PLL
0	1	1	2	133 ≤ core clock ≤ 266 MHz	Limited by range of PLL
0	1	0	4	66.5 ≤ core clock ≤ 133 MHz	Limited by range of PLL
Note: Th	This table results from the allowed range for F _{OUT} , which depends on clock selected via CLKCTRL[CKSEL].				

2.5.2.5 Core Clock Frequency Range When Using DDR Memory

The core clock can also be limited by the frequency range of the DDR devices in the system. **Table 13** summarizes this restriction.

Table 13. Core Clock Ranges When Using DDR

DDR Type	Allowed Frequency Range for DDR CK	Corresponding Range for the Core Clock	Comments	
DDR 200 (PC-1600)	83–100 MHz	166 ≤ core clock ≤ 200 MHz	Core limited to 2 × maximum DDR frequency	
DDR 266 (PC-2100)	83–133 MHz	166 ≤ core clock ≤ 266 MHz	Core limited to 2 × maximum DDR frequency	
DDR 333 (PC-2600)	83–150 MHz	166 ≤ core clock ≤ 300 MHz	Core limited to 2 × maximum DDR frequency	



2.5.3 Reset Timing

The MSC7118 device has several inputs to the reset logic. All MSC7118 reset sources are fed into the reset controller, which takes different actions depending on the source of the reset. The reset status register indicates the most recent sources to cause a reset. **Table 14** describes the reset sources.

Table 14. Reset Sources

Name	Direction	Description
Power-on reset (PORESET)	Input	Initiates the power-on reset flow that resets the MSC7118 and configures various attributes of the MSC7118. On PORESET, the entire MSC7118 device is reset. SPLL and DLL states are reset, HRESET is driven, the SC1400 extended core is reset, and system configuration is sampled. The system is configured only when PORESET is asserted.
External Hard reset (HRESET)	Input/ Output	Initiates the hard reset flow that configures various attributes of the MSC7118. While HRESET is asserted, HRESET is an open-drain output. Upon hard reset, HRESET is driven and the SC1400 extended core is reset.
Software watchdog reset	Internal	When the MSC7118 watchdog count reaches zero, a software watchdog reset is signalled. The enabled software watchdog event then generates an internal hard reset sequence.
Bus monitor reset	Internal	When the MSC7118 bus monitor count reaches zero, a bus monitor hard reset is asserted. The enabled bus monitor event then generates an internal hard reset sequence.
JTAG EXTEST, CLAMP, or HIGHZ command	Internal	When a Test Access Port (TAP) executes an EXTEST, CLAMP, or HIGHZ command, the TAP logic asserts an internal reset signal that generates an internal soft reset sequence.

Table 15 summarizes the reset actions that occur as a result of the different reset sources.

Table 15. Reset Actions for Each Reset Source

	Power-On Reset (PORESET)	H <u>ard Rese</u> t (HRESET)	S <u>oft Rese</u> t (SRESET)	
Reset Action/Reset Source	External only	External or Internal (Software Watchdog or Bus Monitor)	JTAG Command: EXTEST, CLAMP, or HIGHZ	
Configuration pins sampled (refer to Section 2.5.3.1 for details).	Yes	No	No	
PLL and clock synthesis states Reset	Yes	No	No	
HRESET Driven	Yes	Yes	No	
Software watchdog and bus time-out monitor registers	Yes	Yes	Yes	
Clock synthesis modules (STOPCTRL, HLTREQ, and HLTACK) reset	Yes	Yes	Yes	
Extended core reset	Yes	Yes	Yes	
Peripheral modules reset	Yes	Yes	Yes	

2.5.3.1 Power-On Reset (PORESET) Pin

Asserting PORESET initiates the power-on reset flow. PORESET must be asserted externally for at least 16 CLKIN cycles after external power to the MSC7118 reaches at least 2/3 V_{DD}.



2.5.3.2 Reset Configuration

The MSC7118 has two mechanisms for writing the reset configuration:

- From a host through the host interface (HDI16)
- From memory through the I²C interface

Five signal levels (see **Chapter 1** for signal description details) are sampled on PORESET deassertion to define the boot and operating conditions:

- BM[0-1]
- SWTE
- H8BIT
- HDSP

2.5.3.3 Reset Timing Tables

Table 16 and Figure 4 describe the reset timing for a reset configuration write.

Table 16. Timing for a Reset Configuration Write

No.	Characteristics	Expression	Unit
1	Required external PORESET duration minimum	16/F _{CLKIN}	clocks
2	Delay from PORESET deassertion to HRESET deassertion	521/F _{CLKIN}	clocks
Note:	Timings are not tested, but are guaranteed by design.		




Figure 4. Timing Diagram for a Reset Configuration Write