

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China











## Integrated 5-Port 10/100 QoS Switch

Rev. 1.13

## **General Description**

The KS8995X is a highly integrated Layer-2 QoS (Quality of Service) switch with optimized BOM (Bill of Materials) cost for low port count, cost-sensitive 10/100Mbps switch systems. It also provides an extensive feature set including three different QoS priority schemes, a dual MII interface for BOM cost reduction, rate limiting to offload CPU tasks, software and hardware power-down, a MDC/MDIO control interface and port mirroring/monitoring to effectively address both current and emerging Fast Ethernet applications.

The KS8995X contains five 10/100 transceivers with patented mixed-signal low-power technology, five MAC (Media Access Control) units, a high-speed non-blocking switch fabric, a dedicated address lookup engine, and an on-chip frame buffer memory.


All PHY units support 10BaseT and 100BaseTX. In addition, two of the PHY units support 100BaseFX (Ports 4 and 5).

All support documentation can be found on Micrel's web site at www.micrel.com.

#### **Features**

- Integrated switch with five MACs and five Fast Ethernet transceivers fully compliant to IEEE 802.3u standard
- Shared memory based switch fabric with fully nonblocking configuration
- 10BaseT, 100BaseTX and 100BaseFX modes (FX in Ports 4 and 5)
- Dual MII configuration: MII-Switch (MAC or PHY mode MII) and MII-P5 (PHY mode MII)
- VLAN ID tag/untag options, per-port basis
- Enable/disable option for huge frame size up to 1916 bytes per frame
- Broadcast storm protection with percent control global and per-port basis
- Optimization for fiber-to-copper media conversion
- Full-chip hardware power-down support (register configuration not saved)
- Per-port-based software power-save on PHY (idle link detection, register configuration preserved)
- QoS/CoS packets prioritization supports: per port, 802.1p and DiffServ based

# **Functional Diagram**



#### Features (continued)

- 802.1p/q tag insertion or removal on a per-port basis (egress)
- · Port-based VLAN support
- MDC and MDI/O interface support to access the MII PHY control registers (not all control registers)
- MII local loopback support
- On-chip 64Kbyte memory for frame buffering (not shared with 1K unicast address table)
- 1.4Gbps high-performance memory bandwidth
- · Wire-speed reception and transmission
- Integrated look-up engine with dedicated 1K unicast MAC addresses
- Automatic address learning, address aging and address migration
- Full-duplex IEEE 802.3x and half-duplex back pressure flow control
- Comprehensive LED support
- 7-wire SNI support for legacy MAC interface
- · Automatic MDI/MDI-X crossover for plug-and-play
- Disable automatic MDI/MDIX option
- Low power Core: 1.8V I/O: 2.5 or 3.3V

• 0.18µm CMOS technology

• Commercial temperature range: 0°C to +70°C

Available in 128-pin PQFP package

# **Applications**

- · Broadband gateway/firewall/VPN
- · Integrated DSL or cable modem multi-port router
- · Wireless LAN access point plus gateway
- Home networking expansion
- · Standalone 10/100 switch
- Hotel/campus/MxU gateway
- · Enterprise VoIP gateway/phone
- FTTx customer premise equipment
- Media converter

## **Ordering Information**

Part Number	Temperature Range	Package	
KS8995X	0°C to +70°C	128-Pin PQFP	
KSZ8995X	0°C to +70°C	128-Pin PQFP Lead Free	

# **Revision History**

Revision	Date	Summary of Changes
1.08	4/01/02	Created.
1.09	5/20/02	Changed MII setting descriptions. Changed pu/pd descriptions for SMRXD2. Changed pu/pd description for forced flow control. Edited large packet sizes back in, also in "Register 4." Added in typical supply current numbers for 100BaseTX and 10BaseTX operation. Added in note for illegal half-duplex, force flow control. Added extra X1 clock input description. Updated to chip only current numbers. "Register 4" and "Pin Description" PMRXER correction.
1.10	10/9/02	Changed SMRXC and SMTXC to I/O. Input in MAC mode, output in PHY mode MII. Changed polarity of TXP and TXM pins. "Electrical Characteristics" modified current consumption to chip only numbers. Added description for no dropped packets in half duplex mode. Added recommended operating conditions. Added Idle mode current consumption. Added "Selection of Isolation Transformers." Added 3.01kΩ resistor instructions for ISET "Pin Description." Changed Polarity of transmit pairs in "Pin Description." Changed description for register 2, bit 1, in "Register Description." Added "Reset Tming." Added "QoS Description." "Register 3" changed 802.1x to 802.3x. "Register 6" changed default column to disable flow control for pull-down, and enable flow control for pull up. "Register 29" and "MIIM Register 0" indicate loop back is at the PHY
1.11	10/24/02	Removed caption under table in "Register 18." Changed definition of MDI/MDIX in "Register 29," "Register 30," "MIIM Register 0."
1.12	5/20/03	Refer to 8995XA data sheet.
1.13	8/29/03	Convert to new format.

# **Table of Contents**

System Level Applications	6
Pin Description (by Number)	8
Pin Description (by Name)	13
Pin Configuration	18
Introduction	19
Functional Overview: Physical Layer Transceiver	19
100BaseTX Transmit	19
100BaseTX Receive	19
PLL Clock Synthesizer	19
Scrambler/De-scrambler (100BaseTX only)	19
100BaseFX Operation	19
100BaseFX Signal Detection	20
100BaseFX Far End Fault	20
10BaseT Transmit	20
10BaseT Receive	20
Power Management	20
MDI/MDI-X Auto Crossover	20
Auto-Negotiation	20
Functional Overview: Switch Core	21
Address Look Up	21
Learning	21
Migration	21
Aging	21
Switching Engine	21
MAC (Media Access Controller) Operation	22
Inter-Packet Gap	22
Backoff Algorithm	22
Late Collision	22
Illegal Frame	22
Flow Control	22
Half-Duplex Back Pressure	22
Broadcast Storm Protection	23
MII Interface Operation	23
SNI Interface Operation	25
Advanced Functionality	25
QoS Support	25
Rate Limit Support	27
Configuration Interface	28
I2C Master Serial Bus Configuration	28
MII Management Interface (MIIM)	28
Register Map	29
Global Registers	29
Register 0 (0x00): Chip ID0	29
Register 1 (0x01): Chip ID1/Start Switch	29
Register 2 (0x02): Global Control 0	29
Register 3 (0x03): Global Control 1	30
Register 4 (0x04): Global Control 2	31
Register 5 (0x05): Global Control 3	31
Register 6 (0x06): Global Control 4	32
Register 7 (0x07): Global Control 5	32

Register 8 (0x08): Global Control 6	
Register 9 (0x09): Global Control 7	32
Register 10 (0x0A): Global Control 8	32
Register 11 (0x0B): Global Control 9	33
Port Registers	33
Register 16 (0x10): Port 1 Control 0	33
Register 17 (0x11): Port 1 Control 1	34
Register 18 (0x12): Port 1 Control 2	34
Register 19 (0x13): Port 1 Control 3	35
Register 20 (0x14): Port 1 Control 4	35
Register 21 (0x15): Port 1 Control 5	35
Register 22 (0x16): Port 1 Control 6	35
Register 23 (0x17): Port 1 Control 7	36
Register 24 (0x18): Port 1 Control 8	36
Register 25 (0x19): Port 1 Control 9	36
Register 26 (0x1A): Port 1 Control 10	
Register 27 (0x1B): Port 1 Control 11	
Register 28 (0x1C): Port 1 Control 12	
Register 29 (0x1D): Port 1 Control 13	
Register 30 (0x1E): Port 1 Status 0	
Register 31 (0x1F): Port 1 Status 1	
Advanced Control Registers	
Register 96 (0x60): TOS Priority Control Register 0	
Register 97 (0x61): TOS Priority Control Register 1	
Register 98 (0x62): TOS Priority Control Register 2	
Register 99 (0x63): TOS Priority Control Register 3	
Register 100 (0x64): TOS Priority Control Register 4	
Register 101 (0x65): TOS Priority Control Register 5	
Register 102 (0x66): TOS Priority Control Register 6	
Register 103 (0x67): TOS Priority Control Register 7	
Register 104 (0x68): MAC Address Register 0	
Register 105 (0x69): MAC Address Register 1	
Register 106 (0x6A): MAC Address Register 2	
Register 107 (0x6B): MAC Address Register 3	
Register 108 (0x6C): MAC Address Register 4	
Register 109 (0X6D): MAC Address Register 5	
MIIM Registers	
Register 0: MII Control	
Register 1: MII Status	
Register 2: PHYID HIGH	
Register 3: PHYID LOW	
Register 4: Advertisement Ability	
Register 5: Link Partner Ability	
Absolute Maximum Ratings	
Operating Ratings	
Electrical Characteristics	
Timing Diagrams	
Selection of Isolation Transformers	
Package Information	51

# **System Level Applications**




Figure 1. Broadband Gateway




Figure 2. Integrated Broadband Router




Figure 3. Standalone Switch

# Pin Description (by Number)

Pin Number	Pin Name	Type <sup>(1)</sup>	Port	Pin Function	
1	TEST1	NC		NC for normal operation. Factory test pin.	
2	GNDA	Gnd		Analog ground	
3	VDDAR	Р		1.8V analog V <sub>DD</sub>	
4	RXP1	I	1	Physical receive signal + (differential)	
5	RXM1	I	1	Physical receive signal - (differential)	
6	GNDA	Gnd		Analog ground	
7	TXM1	0	1	Physical transmit signal - (differential)	
8	TXP1	0	1	Physical transmit signal + (differential)	
9	VDDAT	Р		2.5V analog V <sub>DD</sub>	
10	RXP2	I	2	Physical receive signal + (differential)	
11	RXM2	I	2	Physical receive signal - (differential)	
12	GNDA	Gnd		Analog ground	
13	TXM2	0	2	Physical transmit signal - (differential)	
14	TXP2	0	2	Physical transmit signal + (differential)	
15	VDDAR	Р		1.8V analog V <sub>DD</sub>	
16	GNDA	Gnd		Analog ground	
17	ISET			Set physical transmit output current. Pull-down with a 3.01k $\Omega$ 1% resistor.	
18	VDDAT	Р		2.5V analog V <sub>DD</sub>	
19	RXP3	I	3	Physical receive signal + (differential)	
20	RXM3	I	3	Physical receive signal - (differential)	
21	GNDA	Gnd		Analog ground	
22	TXM3	0	3	Physical transmit signal - (differential)	
23	TXP3	0	3	Physical transmit signal + (differential)	
24	VDDAT	Р		2.5V analog V <sub>DD</sub>	
25	RXP4	I	4	Physical receive signal + (differential)	
26	RXM4	I	4	Physical receive signal - (differential)	
27	GNDA	Gnd		Analog ground	
28	TXM4	0	4	Physical transmit signal - (differential)	
29	TXP4	0	4	Physical transmit signal + (differential)	
30	GNDA	Gnd		Analog ground	

#### Note:

1. P = Power supply

I = Input

O = Output

I/O = Bi-directional

Gnd = Ground

lpu = Input w/internal pull-up

lpd = Input w/internal pull-down

Ipd/O = Input w/internal pull-down during reset, output pin otherwise

Ipu/O = Input w/internal pull-up during reset, output pin otherwise

PU = Strap pin pull-up

PD = Strap pull-down

Pin Number	Pin Name	Type <sup>(1)</sup>	Port	Pin Function		
31	VDDAR	Р		1.8V analog V <sub>DD</sub>		
32	RXP5	I	5	Physical receive signal + (differential)		
33	RXM5	I	5	Physical receive signal - (differential)		
34	GNDA	Gnd		Analog ground		
35	TXM5	0	5	Physical transmit signal - (differential)		
36	TXP5	0	5	Physical transmit signal + (differential)		
37	VDDAT	Р		2.5V analog V <sub>DD</sub>		
38	FXSD5	I	5	Fiber signal detect/factory test pin		
39	FXSD4	I	4	Fiber signal detect/factory test pin		
40	GNDA	Gnd		Analog ground		
41	VDDAR	Р		1.8V analog V <sub>DD</sub>		
42	GNDA	Gnd		Analog ground		
43	VDDAR	Р		1.8V analog V <sub>DD</sub>		
44	GNDA	Gnd		Analog ground		
45	NC / MUX1	I		No connect. Factory test pin.		
46	NC / MUX2	ı		No connect. Factory test pin.		
47	PWRDN_N	lpu		Full-chip power down. Active low.		
48	RESERVE/NC			Reserved pin. No connect.		
49	GNDD	Gnd		Digital ground		
50	VDDC	Р		1.8V digital core V <sub>DD</sub>		
51	PMTXEN	lpd	5	PHY[5] MII transmit enable		
52	PMTXD3	lpd	5	PHY[5] MII transmit bit 3		
53	PMTXD2	lpd	5	PHY[5] MII transmit bit 2		
54	PMTXD1	lpd	5	PHY[5] MII transmit bit 1		
55	PMTXD0	lpd	5	PHY[5] MII transmit bit 0		
56	PMTXER	lpd	5	PHY[5] MII transmit error		
57	PMTXC	0	5	PHY[5] MII transmit clock. PHY mode MII.		
58	GNDD	Gnd		Digital ground		
59	VDDIO	Р		3.3/2.5V digital V <sub>DD</sub> for digital I/O circuitry		
60	PMRXC	0	5	PHY[5] MII receive clock. PHY mode MII.		
61	PMRXDV	lpd/O	5	PHY[5] MII receive data valid		
62	PMRXD3	lpd/O	5	PHY[5] MII receive bit 3. Strap option: PD (default) = enable flow control; PU = disable flow control.		

#### Note:

1. P = Power supply

I = Input

O = Output

I/O = Bi-directional

Gnd = Ground

Ipu = Input w/internal pull-up

lpd = Input w/internal pull-down

Ipd/O = Input w/internal pull-down during reset, output pin otherwise

Ipu/O = Input w/internal pull-up during reset, output pin otherwise

PU = Strap pin pull-up

PD = Strap pull-down

Pin Number	Pin Name	Type <sup>(1)</sup>	Port	Pin Function	
63	PMRXD2	lpd/O	5	PHY[5] MII receive bit 2. Strap option: PD (default) = disable back pressure; PU = enable back pressure.	
64	PMRXD1	lpd/O	5	PHY[5] MII receive bit 1. Strap option: PD (default) = drop excessive collision packets; PU = does not drop excessive collision packets.	
65	PMRXD0	lpd/O	5	PHY[5] MII receive bit 0. Strap option: PD (default) = disable aggressive back-off algorithm in half-duplex mode; PU = enable for performance enhancement.	
66	PMRXER	lpd/O	5	PHY[5] MII receive error. Strap option: PD (default) = packet size 1518/1522 bytes; PU = 1536 bytes.	
67	PCRS	lpd/O	5	PHY[5] MII carrier sense/force duplex mode. See "Register 28."	
68	PCOL	lpd/O	5	PHY[5] MII collision detect/force flow control. See "Register 18."	
69	SMTXEN	lpd		Switch MII transmit enable	
70	SMTXD3	lpd		Switch MII transmit bit 3	
71	SMTXD2	lpd		Switch MII transmit bit 2	
72	SMTXD1	lpd		Switch MII transmit bit 1	
73	SMTXD0	lpd		Switch MII transmit bit 0	
74	SMTXER	lpd		Switch MII transmit error	
75	SMTXC	I/O		Switch MII transmit clock. PHY or MAC mode MII.	
76	GNDD	Gnd		Digital ground	
77	VDDIO	Р		3.3/2.5V digital V <sub>DD</sub> for digital I/O circuitry.	
78	SMRXC	I/O		Switch MII receive clock. PHY or MAC mode MII.	
79	SMRXDV	lpd/O		Switch MII receive data valid	
80	SMRXD3	lpd/O		Switch MII receive bit 3. Strap option: PD (default) = Disable Switch MII full-duplex flow control; PU = Enable Switch MII full-duplex flow control.	
81	SMRXD2	lpd/O		Switch MII receive bit 2. Strap option: PD (default) = Switch MII in full-duplex mode; PU = Switch MII in half-duplex mode.	
82	SMRXD1	lpd/O		Switch MII receive bit 1. Strap option: PD (default) = Switch MII in 100Mbps mode; PU = Switch MII in 10Mbps mode.	
83	SMRXD0	lpd/O		Switch MII receive bit 0; Strap option: see "Register 11[1]."	
84	SCOL	lpd/O		Switch MII collision detect	
85	SCRS	lpd/O		Switch mode carrier sense	

#### Note:

1. P = Power supply

I = Input

O = Output

I/O = Bi-directional

Gnd = Ground

Ipu = Input w/internal pull-up

lpd = Input w/internal pull-down

Ipd/O = Input w/internal pull-down during reset, output pin otherwise

Ipu/O = Input w/internal pull-up during reset, output pin otherwise

PU = Strap pin pull-up

PD = Strap pull-down

Pin Number	Pin Name	Type <sup>(1)</sup>	Port	Pin Function				
86	SCONF1	lpd		Dual MII configuration	pin.			
				Pin# (91, 86, 87):	Switch MII	PHY [5] MII		
				000	Disable, Otri	Disable, Otri		
				001	PHY Mode MII	Disable, Otri		
				010	MAC Mode MII	Disable, Otri		
				011	PHY Mode SNI	Disable, Otri		
				100	Disable	Disable		
				101	PHY Mode MII	PHY Mode MII		
				110	MAC Mode MII	PHY Mode MII		
				111	PHY Mode SNI	PHY Mode MII		
87	SCONF0	lpd		Dual MII configuration	pin.			
88	GNDD	Gnd		Digital ground				
89	VDDC	Р		1.8V digital core V <sub>DD</sub>				
90	LED5-2	lpu/O	5	LED indicator 2. Aging setup. See "Aging" section.				
91	LED5-1	lpu/O	5	LED indicator 1. Strap option: PU (default): enable PHY MII I/F PD: tristate all PHY MII output. See "pin# 86 SCONF1."				
92	LED5-0	lpu/O	5	LED indicator 0				
93	LED4-2	lpu/O	4	LED indicator 2				
94	LED4-1	lpu/O	4	LED indicator 1				
95	LED4-0	lpu/O	4	LED indicator 0				
96	LED3-2	lpu/O	3	LED indicator 2				
97	LED3-1	lpu/O	3	LED indicator 1				
98	LED3-0	lpu/O	3	LED indicator 0				
99	GNDD	Gnd		Digital ground				
100	VDDIO	Р		3.3/2.5V digital V <sub>DD</sub> fo	or digital I/O.			
101	LED2-2	lpu/O	2	LED indicator 2				
102	LED2-1	lpu/O	2	LED indicator 1				
103	LED2-0	lpu/O	2	LED indicator 0				
104	LED1-2	Ipu/O	1	LED indicator 2				
105	LED1-1	lpu/O	1	LED indicator 1				
106	LED1-0	lpu/O	1	LED indicator 0				
107	MDC	lpu	All	Switch or PHY[5] MII management data clock.				
108	MDIO	lpu/O	All	Switch or PHY[5] MII management data I/O.				

#### Note:

1. P = Power supply

I = Input

O = Output

I/O = Bi-directional

Gnd = Ground

Ipu = Input w/internal pull-up

Ipd = Input w/internal pull-down

Ipd/O = Input w/internal pull-down during reset, output pin otherwise

lpu/O = lnput w/internal pull-up during reset, output pin otherwise

PU = Strap pin pull-up

PD = Strap pull-down

Pin Number	Pin Name	Type <sup>(1)</sup>	Port	Pin Function	
109	Reserved		All	No connect	
110	SCL	I/O	All	Output clock at 81KHz in I2C master mode.	
111	SDA	I/O	All	Serial data input/output in I2C master mode.	
112	Reserved		All	No connect	
113	PS1	lpd		No connect or pull-down.	
114	PS0	lpd		No connect or pull-down.	
115	RST_N	lpu		Reset the KS8995X. Active low.	
116	GNDD	Gnd		Digital ground	
117	VDDC	Р		1.8V digital core V <sub>DD</sub>	
118	TESTEN	lpd		Factory test pin.	
119	SCANEN	lpd		Factory test pin.	
120	NC	NC		No connection	
121	X1	I		25MHz crystal clock connection/or 3.3V tolerant oscillator input. Oscillator should be $\pm 100$ ppm.	
122	X2	0		25MHz crystal clock connection.	
123	VDDAP	Р		1.8V analog V <sub>DD</sub> for PLL	
124	GNDA	Gnd		Analog ground	
125	VDDAR	Р		1.8V analog V <sub>DD</sub>	
126	GNDA	Gnd		Analog ground	
127	GNDA	Gnd		Analog ground	
128	TEST2			Factory test pin	

#### Note:

1. P = Power supply

I = Input

O = Output

I/O = Bi-directional

Gnd = Ground

lpu = Input w/internal pull-up

lpd = Input w/internal pull-down

Ipd/O = Input w/internal pull-down during reset, output pin otherwise

Ipu/O = Input w/internal pull-up during reset, output pin otherwise

PU = Strap pin pull-up

PD = Strap pull-down

# Pin Description (by Name)

Pin Number	Pin Name	Type <sup>(1)</sup>	Port	Pin Function	
39	FXSD4	1	4	Fiber signal detect/factory test pin.	
38	FXSD5	1	5	Fiber signal detect/factory test pin.	
2	GNDA	Gnd		Analog ground	
6	GNDA	Gnd		Analog ground	
12	GNDA	Gnd		Analog ground	
16	GNDA	Gnd		Analog ground	
21	GNDA	Gnd		Analog ground	
27	GNDA	Gnd		Analog ground	
30	GNDA	Gnd		Analog ground	
34	GNDA	Gnd		Analog ground	
40	GNDA	Gnd		Analog ground	
42	GNDA	Gnd		Analog ground	
44	GNDA	Gnd		Analog ground	
120	NC	NC		No connection	
124	GNDA	Gnd		Analog ground	
126	GNDA	Gnd		Analog ground	
127	GNDA	Gnd		Analog ground	
49	GNDD	Gnd		Digital ground	
58	GNDD	Gnd		Digital ground	
76	GNDD	Gnd		Digital ground	
88	GNDD	Gnd		Digital ground	
99	GNDD	Gnd		Digital ground	
116	GNDD	Gnd		Digital ground	
17	ISET			Set physical transmit output current. Pull down with a 3.01k $\!\Omega$ 1% resistor.	
106	LED1-0	lpu/O	1	LED indicator 0	
105	LED1-1	lpu/O	1	LED indicator 1	
104	LED1-2	lpu/O	1	LED indicator 2	
103	LED2-0	lpu/O	2	LED indicator 0	
102	LED2-1	lpu/O	2	LED indicator 1	
101	LED2-2	lpu/O	2	LED indicator 2	
98	LED3-0	lpu/O	3	LED indicator 0	

#### Note:

1. P = Power supply

I = Input

O = Output

I/O = Bi-directional

Gnd = Ground

Ipu = Input w/internal pull-up

lpd = Input w/internal pull-down

Ipd/O = Input w/internal pull-down during reset, output pin otherwise

Ipu/O = Input w/internal pull-up during reset, output pin otherwise

PU = Strap pin pull-up

PD = Strap pull-down

Pin Number	Pin Name	Type <sup>(1)</sup>	Port	Pin Function	
97	LED3-1	lpu/O	3	LED indicator 1	
96	LED3-2	lpu/O	3	LED indicator 2	
95	LED4-0	lpu/O	4	LED indicator 0	
94	LED4-1	lpu/O	4	LED indicator 1	
93	LED4-2	lpu/O	4	LED indicator 2	
92	LED5-0	lpu/O	5	LED indicator 0	
91	LED5-1	lpu/O	5	LED indicator 1. Strap option: PU (default): enable PHY MII I/F. PD: tristate all PHY MII output. See "pin# 86 SCONF1."	
90	LED5-2	lpu/O	5	LED indicator 2. Aging setup. See "Aging" section.	
107	MDC	lpu	All	Switch or PHY[5] MII management data clock.	
108	MDIO	lpu/O	All	Switch or PHY[5] MII management data I/O.	
45	NC / MUX1		I	No connect. Factory test pin.	
46	NC / MUX2		I	No connect. Factory test pin.	
68	PCOL	lpd/O	5	PHY[5] MII collision detect/ Force flow control. See "Register 18."	
67	PCRS	lpd/O	5	PHY[5] MII carrier sense/Force duplex mode. See "Register 28."	
60	PMRXC	0	5	PHY[5] MII receive clock. PHY mode MII.	
65	PMRXD0	lpd/O	5	PHY[5] MII receive bit 0. Strap option: PD (default) = disable aggressive back-off algorithm in half-duplex mode; PU = enable for performance enhancement.	
64	PMRXD1	lpd/O	5	PHY[5] MII receive bit 1. Strap option: PD (default) = drop excessive collision packets; PU = does not drop excessive collision packets.	
63	PMRXD2	lpd/O	5	PHY[5] MII receive bit 2. Strap option: PD (default) = disable back pressure; PU = enable back pressure.	
62	PMRXD3	lpd/O	5	PHY[5] MII receive bit 3. Strap option: PD (default) = enable flow control; PU = disable flow control.	
61	PMRXDV	lpd/O	5	PHY[5] MII receive data valid.	
66	PMRXER	lpd/O	5	PHY[5] MII receive error. Strap option: PD (default) = packet size 1518/1522 bytes; PU = 1536 bytes.	
57	PMTXC	0	5	PHY[5] MII transmit clock. PHY mode MII.	
55	PMTXD0	lpd	5	PHY[5] MII transmit bit 0	
54	PMTXD1	lpd	5	PHY[5] MII transmit bit 1	
53	PMTXD2	lpd	5	PHY[5] MII transmit bit 2	
52	PMTXD3	lpd	5	PHY[5] MII transmit bit 3	
51	PMTXEN	lpd	5	PHY[5] MII transmit enable	
56	PMTXER	lpd	5	PHY[5] MII transmit error	

#### Note:

1. P = Power supply

I = Input

O = Output

I/O = Bi-directional

Gnd = Ground

lpu = Input w/internal pull-up

Ipd = Input w/internal pull-down

Ipd/O = Input w/internal pull-down during reset, output pin otherwise

Ipu/O = Input w/internal pull-up during reset, output pin otherwise

PU = Strap pin pull-up

PD = Strap pull-down

Pin Number	Pin Name	Type <sup>(1)</sup>	Port	Pin Function	Pin Function				
114	PS0	lpd		No connect or pull dov	No connect or pull down				
113	PS1	lpd		No connect or pull down					
47	PWRDN_N	lpu		Full-chip power down. Active low.					
48	RESERVE/NC			Reserved pin. No con	nect.				
109	Reserved		All	No connect					
112	Reserved		All	No connect					
115	RST_N	lpu		Reset the KS8995X. A	Active low.				
5	RXM1	I	1	Physical receive signa	al - (differential)				
11	RXM2	I	2	Physical receive signa	al - (differential)				
20	RXM3	I	3	Physical receive signa	al - (differential)				
26	RXM4	I	4	Physical receive signa	al - (differential)				
33	RXM5	I	5	Physical receive signa	al - (differential)				
4	RXP1	I	1	Physical receive signa	al + (differential)				
10	RXP2	1	2	Physical receive signa	al + (differential)				
19	RXP3	I	3	Physical receive signal + (differential)					
25	RXP4	I	4	Physical receive signal + (differential)					
32	RXP5	I	5	Physical receive signa	al + (differential)				
119	SCANEN	lpd		Factory test pin					
110	SCL	I/O	All	Output clock at 81KHz	z in I2C master mode.	See <i>"pin# 113."</i>			
84	SCOL	Ipd/O		Switch MII collision de	etect				
87	SCONF0	lpd		Dual MII configuration	pin				
86	SCONF1	lpd		Dual MII configuration	pin				
				Pin# (91, 86, 87):	Switch MII	PHY [5] MII			
				000	Disable, Otri	Disable, Otri			
				001	PHY Mode MII	Disable, Otri			
				010	MAC Mode MII	Disable, Otri			
				011	PHY Mode SNI	Disable, Otri			
				100	Disable	Disable			
				101	PHY Mode MII	PHY Mode MII			
				110	MAC Mode MII	PHY Mode MII			
				111	PHY Mode SNI	PHY Mode MII			
85	SCRS	lpd/O		Switch MII carrier sense					

#### Note:

1. P = Power supply

I = Input

O = Output

I/O = Bi-directional

Gnd = Ground

Ipu = Input w/internal pull-up

lpd = Input w/internal pull-down

Ipd/O = Input w/internal pull-down during reset, output pin otherwise

Ipu/O = Input w/internal pull-up during reset, output pin otherwise

PU = Strap pin pull-up

PD = Strap pull-down

Pin Number	Pin Name	Type <sup>(1)</sup>	Port	Pin Function	
111	SDA	I/O	All	Serial data input/output in I2C master mode. See "pin# 113."	
78	SMRXC	I/O		Switch MII receive clock. PHY or MAC mode MII	
83	SMRXD0	lpd/O		Switch MII receive bit 0; Strap option: see "Register 11[1]."	
82	SMRXD1	lpd/O		Switch MII receive bit 1. Strap option: PD (default) = Switch MII in 100Mbps mode; PU = Switch MII in 10Mbps mode.	
81	SMRXD2	lpd/O		Switch MII receive bit 2. Strap option: PD (default) = Switch MII in full duplex mode; PU = Switch MII in half-duplex mode.	
80	SMRXD3	lpd/O		Switch MII receive bit 3. Strap option: PD (default) = Disable Switch MII full-duplex flow control; PU = Enable Switch MII full-duplex flow control.	
79	SMRXDV	lpd/O		Switch MII receive data valid	
75	SMTXC	I/O		Switch MII transmit clock. PHY or MAC mode MII.	
73	SMTXD0	lpd		Switch MII transmit bit 0	
72	SMTXD1	lpd		Switch MII transmit bit 1	
71	SMTXD2	lpd		Switch MII transmit bit 2	
70	SMTXD3	lpd		Switch MII transmit bit 3	
69	SMTXEN	lpd		Switch MII transmit enable	
74	SMTXER	lpd		Switch MII transmit error	
1	TEST1	NC		NC for normal operation. Factory test pin.	
128	TEST2			Factory test pin	
118	TESTEN	lpd		Factory test pin	
8	TXP1	0	1	Physical transmit signal + (differential)	
14	TXP2	0	2	Physical transmit signal + (differential)	
23	TXP3	0	3	Physical transmit signal + (differential)	
29	TXP4	0	4	Physical transmit signal + (differential)	
36	TXP5	0	5	Physical transmit signal + (differential)	
7	TXM1	0	1	Physical transmit signal - (differential)	
13	TXM2	0	2	Physical transmit signal - (differential)	
22	TXM3	0	3	Physical transmit signal - (differential)	
28	TXM4	0	4	Physical transmit signal - (differential)	
35	TXM5	0	5	Physical transmit signal - (differential)	
123	VDDAP	Р		1.8V analog V <sub>DD</sub> for PLL	
3	VDDAR	Р		1.8V analog V <sub>DD</sub>	
15	VDDAR	Р		1.8V analog V <sub>DD</sub>	
31	VDDAR	Р		1.8V analog V <sub>DD</sub>	

#### Note:

1. P = Power supply

I = Input

O = Output

I/O = Bi-directional

Gnd = Ground

lpu = Input w/internal pull-up

lpd = Input w/internal pull-down

Ipd/O = Input w/internal pull-down during reset, output pin otherwise

Ipu/O = Input w/internal pull-up during reset, output pin otherwise

PU = Strap pin pull-up

PD = Strap pull-down

Pin Number	Pin Name	Type <sup>(1)</sup>	Port	Pin Function
41	VDDAR	Р		1.8V analog V <sub>DD</sub>
43	VDDAR	Р		1.8V analog V <sub>DD</sub>
125	VDDAR	Р		1.8V analog V <sub>DD</sub>
9	VDDAT	Р		2.5V analog V <sub>DD</sub>
18	VDDAT	Р		2.5V analog V <sub>DD</sub>
24	VDDAT	Р		2.5V analog V <sub>DD</sub>
37	VDDAT	Р		2.5V analog V <sub>DD</sub>
50	VDDC	Р		1.8V digital core V <sub>DD</sub>
89	VDDC	Р		1.8V digital core V <sub>DD</sub>
117	VDDC	Р		1.8V digital core V <sub>DD</sub>
59	VDDIO	Р		3.3/2.5V digital V <sub>DD</sub> for digital I/O circuitry
77	VDDIO	Р		3.3/2.5V digital V <sub>DD</sub> for digital I/O circuitry
100	VDDIO	Р		3.3/2.5V digital V <sub>DD</sub> for digital I/O circuitry
121	X1	I		25MHz crystal clock connection/or 3.3V tolerant oscillator input. Oscillator should be $\pm 100$ ppm.
122	X2	0		25MHz crystal clock connection

#### Note:

1. P = Power supply

I = Input

O = Output

I/O = Bi-directional

Gnd = Ground

Ipu = Input w/internal pull-up

lpd = Input w/internal pull-down


Ipd/O = Input w/internal pull-down during reset, output pin otherwise

Ipu/O = Input w/internal pull-up during reset, output pin otherwise

PU = Strap pin pull-up

PD = Strap pull-down

# Pin Configuration



#### Introduction

The KS8995X contains five 10/100 physical layer transceivers and five MAC (Media Access Control) units with an integrated layer 2 switch. The device runs in three modes. The first mode is as a five-port integrated switch. The second is as a five-port switch with the fifth port decoupled from the physical port. In this mode access to the fifth MAC is provided through an MII (Media Independent Interface). This is useful for implementing an integrated broadband router. The third mode uses the dual MII feature to recover the use of the fifth PHY. This allows the additional broadband gateway configuration, where the fifth PHY may be accessed through the MII-P5 port.

The KS8995X is optimized for an unmanaged design in which the configuration is achieved through I/O strapping or EEPROM programming at system reset time.

On the media side, the KS8995X supports IEEE 802.3 10BaseT, 100BaseTX on all ports, and 100BaseFX on ports 4 and 5. The KS8995X can be used as two separate media converters.

Physical signal transmission and reception are enhanced through the use of patented analog circuitry that makes the design more efficient and allows for lower power consumption and smaller chip die size.

The major enhancements from the KS8995E to the KS8995X are support for programmable rate limiting, a dual MII interface, MDC/MDIO control interface for IEEE 802.3-defined register configuration (not all the registers), per-port broadcast storm protection, local loopback and lower power consumption.

The KS8995X is pin-compatible to the managed switch, the KS8995M.

# **Functional Overview: Physical Layer Transceiver**

#### 100BaseTX Transmit

The 100BaseTX transmit function performs parallel-to-serial conversion, 4B/5B coding, scrambling, NRZ-to-NRZI conversion, MLT3 encoding and transmission. The circuit starts with a parallel-to-serial conversion, which converts the MII data from the MAC into a 125MHz serial bit stream. The data and control stream is then converted into 4B/5B coding followed by a scrambler. The serialized data is further converted from NRZ to NRZI format, and then transmitted in MLT3 current output. The output current is set by an external  $1\% 3.01 \text{k}\Omega$  resistor for the 1:1 transformer ratio. It has a typical rise/fall time of 4ns and complies with the ANSI TP-PMD standard regarding amplitude balance, overshoot and timing jitter. The wave-shaped 10BaseT0 output is also incorporated into the 100BaseTX1 transmitter.

#### 100BaseTX Receive

The 100BaseTX receiver function performs adaptive equalization, DC restoration, MLT3-to-NRZI conversion, data and clock recovery, NRZI-to-NRZ conversion, de-scrambling, 4B/5B decoding and serial-to-parallel conversion. The receiving side starts with the equalization filter to compensate for inter-symbol interference (ISI) over the twisted pair cable. Since the amplitude loss and phase distortion is a function of the length of the cable, the equalizer has to adjust its characteristics to optimize the performance. In this design, the variable equalizer will make an initial estimation based on comparisons of incoming signal strength against some known cable characteristics, then it tunes itself for optimization. This is an ongoing process and can self adjust against environmental changes such as temperature variations.

The equalized signal then goes through a DC restoration and data conversion block. The DC restoration circuit is used to compensate for the effect of baseline wander and improve the dynamic range. The differential data conversion circuit converts the MLT3 format back to NRZI. The slicing threshold is also adaptive.

The clock recovery circuit extracts the 125MHz clock from the edges of the NRZI signal. This recovered clock is then used to convert the NRZI signal into the NRZ format. The signal is then sent through the de-scrambler followed by the 4B/5B decoder. Finally, the NRZ serial data is converted to the MII format and provided as the input data to the MAC.

#### **PLL Clock Synthesizer**

The KS8995X generates 125MHz, 42MHz, 25MHz and 10MHz clocks for system timing. Internal clocks are generated from an external 25MHz crystal.

#### Scrambler/De-Scrambler (100BaseTX only)

The purpose of the scrambler is to spread the power spectrum of the signal in order to reduce EMI and baseline wander. The data is scrambled through the use of an 11-bit wide linear feedback shift register (LFSR). This can generate a 2047-bit non-repetitive sequence. The receiver will then de-scramble the incoming data stream with the same sequence at the transmitter.

#### 100BaseFX Operation

100BaseFX operation is very similar to 100BaseTX operation except that the scrambler/de-scrambler and MLT3 encoder/decoder are bypassed on transmission and reception. In this mode the auto-negotiation feature is bypassed since there is no standard that supports fiber auto-negotiation.

#### 100BaseFX Signal Detection

The physical port runs in 100BaseFX mode if FXSDx >0.6V for ports 4 and 5 only. This signal is internally referenced to 1.25V. The fiber module interface should be set by a voltage divider such that FXSDx 'H' is above this 1.25V reference, indicating signal detect, and FXSDx 'L' is below the 1.25V reference to indicate no signal. When FXSDx is below 0.6V then 100BaseFX mode is disabled.

#### 100BaseFX Far End Fault

Far end fault occurs when the signal detection is logically false from the receive fiber module. When this occurs, the transmission side signals the other end of the link by sending 84 1's followed by a zero in the idle period between frames. The far end fault may be disabled through register settings.

#### **10BaseT Transmit**

The output 10BaseT driver is incorporated into the 100BaseT driver to allow transmission with the same magnetics. They are internally wave-shaped and pre-emphasized into outputs with a typical 2.3V amplitude. The harmonic contents are at least 27dB below the fundamental when driven by an all-ones Manchester-encoded signal.

#### **10BaseT Receive**

On the receive side, input buffer and level detecting squelch circuits are employed. A differential input receiver circuit and a PLL perform the decoding function. The Manchester-encoded data stream is separated into clock signal and NRZ data. A squelch circuit rejects signals with levels less than 400mV or with short pulsewidths in order to prevent noises at the RXP or RXM input from falsely triggering the decoder. When the input exceeds the squelch limit, the PLL locks onto the incoming signal and the KS8995X decodes a data frame. The receiver clock is maintained active during idle periods in between data reception.

#### **Power Management**

The KS8995X features a per port power down mode. To save power the user can power down ports that are not in use by setting port control registers or MII control registers. In addition, it also supports full chip power down mode. When activated, the entire chip will be shutdown.

#### MDI/MDI-X Auto Crossover

The KS8995X supports MDI/MDI-X auto crossover. This facilitates the use of either a straight connection CAT-5 cable or a crossover CAT-5 cable. The auto-sense function will detect remote transmit and receive pairs, and correctly assign the transmit and receive pairs from the Micrel device. This can be highly useful when end users are unaware of cable types and can also save on an additional uplink configuration connection. The auto crossover feature may be disabled through the port control registers.

#### **Auto-Negotiation**

The KS8995X conforms to the auto-negotiation protocol as described by the 802.3 committee. Auto-negotiation allows UTP (Unshielded Twisted Pair) link partners to select the best common mode of operation. In auto-negotiation the link partners advertise capabilities across the link to each other. If auto-negotiation is not supported or the link partner to the KS8995X is forced to bypass auto-negotiation, then the mode is set by observing the signal at the receiver. This is known as parallel mode because while the transmitter is sending auto-negotiation advertisements, the receiver is listening for advertisements or a fixed signal protocol.

The flow for the link set up is depicted in Figure 4.




Figure 4. Auto-Negotiation

# **Functional Overview: Switch Core**

# Address Look-Up

The internal look-up table stores MAC addresses and their associated information. It contains a 1K unicast address table plus switching information. The KS8995X is guaranteed to learn 1K addresses and distinguishes itself from hash-based look-up tables which, depending on the operating environment and probabilities, may not guarantee the absolute number of addresses it can learn.

#### Learning

The internal look-up engine will update its table with a new entry if the following conditions are met:

- The received packet's SA (Source Address) does not exist in the look-up table.
- The received packet is good; the packet has no receiving errors, and is of legal length.

The look-up engine will insert the qualified SA into the table, along with the port number, time stamp. If the table is full, the last entry of the table will be deleted first to make room for the new entry.

#### Migration

The internal look-up engine also monitors whether a station is moved. If it happens, it will update the table accordingly. Migration happens when the following conditions are met:

- The received packet's SA is in the table but the associated source port information is different.
- The received packet is good; the packet has no receiving errors, and is of legal length.

The look-up engine will update the existing record in the table with the new source port information.

#### **Aging**

The look-up engine will update the time stamp information of a record whenever the corresponding SA appears. The time stamp is used in the aging process. If a record is not updated for a period of time, the look-up engine will remove the record from the table. The look-up engine constantly performs the aging process and will continuously remove aging records. The aging period is  $300 \pm 75$  seconds. This feature can be enabled or disabled through Register 3 or by external pull-up or pull-down resistors on LED[5][2]. See "Register 3" section.

#### **Switching Engine**

The KS8995X features a high performance switching engine to move data to and from the MAC's, packet buffers. It operates in store and forward mode, while the efficient switching mechanism reduces overall latency.

The KS8995X has a 64kB internal frame buffer. This resource is shared between all five ports. The buffer sharing mode can be programmed through register 2. See "Register 2." In one mode, ports are allowed to use any free buffers in the buffer pool. In the second mode, each port is only allowed to use 1/5 of the total buffer pool. There are a total of 512 buffers available. Each buffer is sized at 128B.

### MAC (Media Access Controller) Operation

The KS8995X strictly abides by IEEE 802.3 standards to maximize compatibility.

#### Inter-Packet Gap (IPG)

If a frame is successfully transmitted, the 96 bit time IPG is measured between the two consecutive MTXEN. If the current packet is experiencing collision, the 96 bit time IPG is measured from MCRS and the next MTXEN.

#### **Backoff Algorithm**

The KS8995X implements the IEEE Std 802.3 binary exponential back-off algorithm, and optional "aggressive mode" back off. After 16 collisions, the packet will be optionally dropped depending on the chip configuration in Register 3. See "Register 3."

#### **Late Collision**

If a transmit packet experiences collisions after 512-bit times of the transmission, the packet will be dropped.

#### Illegal Frames

The KS8995X discards frames less than 64 bytes and can be programmed to accept frames up to 1536 bytes in Register 4. For special applications, the KS8995X can also be programmed to accept frames up to 1916 bytes in Register 4. Since the KS8995X supports VLAN tags, the maximum sizing is adjusted when these tags are present.

#### Flow Control

The KS8995X supports standard 802.3x flow control frames on both transmit and receive sides.

On the receive side, if the KS8995X receives a pause control frame, the KS8995X will not transmit the next normal frame until the timer, specified in the pause control frame, expires. If another pause frame is received before the current timer expires, the timer will be updated with the new value in the second pause frame. During this period (being flow controlled), only flow control packets from the KS8995X will be transmitted.

On the transmit side, the KS8995X has intelligent and efficient ways to determine when to invoke flow control. The flow control is based on availability of the system resources, including available buffers, available transmit queues and available receive queues.

The KS8995X will flow control a port, which just received a packet, if the destination port resource is being used up. The KS8995X will issue a flow control frame (XOFF), containing the maximum pause time defined in IEEE standard 802.3x. Once the resource is freed up, the KS8995X will send out the other flow control frame (XON) with zero pause time to turn off the flow control (turn on transmission to the port). A hysteresis feature is provided to prevent the flow control mechanism from being activated and deactivated too many times.

The KS8995X will flow control all ports if the receive queue becomes full.

#### Half-Duplex Back Pressure

A half-duplex back pressure option (note: not in 802.3 standards) is also provided. The activation and deactivation conditions are the same as the above in full-duplex mode. If back pressure is required, the KS8995X will send preambles to defer the other stations' transmission (carrier sense deference). To avoid jabber and excessive deference defined in 802.3 standard, after a certain time it will discontinue the carrier sense but it will raise the carrier sense quickly. This short silent time (no carrier sense) is to prevent other stations from sending out packets and keeps other stations in carrier sense deferred state. If the port has packets to send during a back pressure situation, the carrier-sense-type back pressure will be interrupted and those packets will be transmitted instead. If there are no more packets to send, carrier-sense-type back pressure will be active again until switch resources are free. If a collision occurs, the binary exponential backoff algorithm is skipped and carrier sense is generated immediately, reducing the chance of further colliding and maintaining carrier sense to prevent reception of packets.

To ensure no packet loss in 10BaseT or 100BaseTX half-duplex modes, the user must enable the following:

- Aggressive backoff (register 3, bit 0)
- No excessive collision drop (register 4, bit 3)
- Back pressure (register 4, bit 5)

These bits are not set as the default because this is not the IEEE standard.

#### **Broadcast Storm Protection**

The KS8995X has an intelligent option to protect the switch system from receiving too many broadcast packets. Broadcast packets will be forwarded to all ports except the source port, and thus use too many switch resources (bandwidth and available space in transmit queues). The KS8995X has the option to include "multicast packets" for storm control. The broadcast storm rate parameters are programmed globally, and can be enabled or disabled on a per port basis. The rate is based on a 50ms interval for 100BT and a 500ms interval for 10BT. At the beginning of each interval, the counter is cleared to zero, and the rate limit mechanism starts to count the number of bytes during the interval. The rate definition is described in Register 6 and Register 7. The default setting for Registers 6 and 7 is 0x4A, which is 74 decimal. This is equal to a rate of 1%, calculated as follows:

148,800 frames/sec × 50ms/interval × 1% = 74 frames/interval (approx.) = 0x4A

#### **MII Interface Operation**

The MII (Media Independent Interface) is specified by the IEEE 802.3 committee and provides a common interface between physical layer and MAC layer devices. The KS8995X provides two such interfaces. The MII-P5 interface is used to connect to the fifth PHY, whereas the MII-SW interface is used to connect to the fifth MAC. Each of these MII interfaces contains two distinct groups of signals, one for transmission and the other for receiving. The table below describes the signals used in the MII-P5 interface.

The MII-P5 interface operates in PHY mode only, while the MII-SW interface operates in either MAC mode or PHY mode. These interfaces are nibble wide data interfaces and therefore run at 1/4 the network bit rate (not encoded). Additional signals on the transmit side indicate when data is valid or when an error occurs during transmission. Likewise, the receive side has indicators that convey when the data is valid and without physical layer errors. For half-duplex operation there is a signal that indicates a collision has occurred during transmission.

Note that the signal MRXER is not provided on the MII-SW interface for PHY mode operation and the signal MTXER is not provided on the MII-SW interface for MAC mode operation. Normally MRXER would indicate a receive error coming from the physical layer device. MTXER would indicate a transmit error from the MAC device. These signals are not appropriate for this configuration. For PHY mode operation, if the device interfacing with the KS8995X has an MRXER pin, it should be tied low. For MAC mode operation, if the device interfacing with the KS8995X has an MTXER pin, it should be tied low.

MII Signal	Description	KS8995X Signal
MTXEN	Transmit enable	PMTXEN
MTXER	Transmit error	PMTXER
MTXD3	Transmit data bit 3	PMTXD[3]
MTXD2	Transmit data bit 2	PMTXD[2]
MTXD1	Transmit data bit 1	PMTXD[1]
MTXD0	Transmit data bit 0	PMTXD[0]
MTXC	Transmit clock	PMTXC
MCOL	Collision detection	PCOL
MCRS	Carrier sense	PCRS
MRXDV	Receive data valid	PMRXDV
MRXER	Receive error	PMRXER
MRXD3	Receive data bit 3	PMRXD[3]
MRXD2	Receive data bit 2	PMRXD[2]
MRXD1	Receive data bit 1	PMRXD[1]
MRXD0	Receive data bit 0	PMRXD[0]
MRXC	Receive clock	PMRXC
MDC	Management data clock	MDC
MDIO	Management data I/O	MDIO

Table 1. MII-P5 Signals (PHY Mode)

PHY Mode Connection			MAC Mode Connection	
External MAC	KS8995X Signal	Description	External PHY	KS8995X Signal
MTXEN	SMTXEN	Transmit enable	MTXEN	SMRXDV
MTXER	SMTXER	Transmit error	MTXER	Not used
MTXD3	SMTXD[3]	Transmit data bit 3	MTXD3	SMRXD[3]
MTXD2	SMTXD[2]	Transmit data bit 2	MTXD2	SMRXD[2]
MTXD1	SMTXD[1]	Transmit data bit 1	MTXD1	SMRXD[1]
MTXD0	SMTXD[0]	Transmit data bit 0	MTXD0	SMRXD[0]
MTXC	SMTXC	Transmit clock	MTXC	SMRXC
MCOL	SCOL	Collision detection	MCOL	SCOL
MCRS	SCRS	Carrier sense	MCRS	SCRS
MRXDV	SMRXDV	Receive data valid	MRXDV	SMTXEN
MRXER	Not used	Receive error	MRXER	SMTXER
MRXD3	SMRXD[3]	Receive data bit 3	MRXD3	SMTXD[3]
MRXD2	SMRXD[2]	Receive data bit 2	MRXD2	SMTXD[2]
MRXD1	SMRXD[1]	Receive data bit 1	MRXD1	SMTXD[1]
MRXD0	SMRXD[0]	Receive data bit 0	MRXD0	SMTXD[0]
MRXC	SMRXC	Receive clock	MRXC	SMTXC

Table 2. MII-SW Signals

#### **SNI Interface Operation**

The SNI (Serial Network Interface) is compatible with some controllers used for network layer protocol processing. This interface can be directly connected to these types of devices. The signals are divided into two groups, one for transmission and the other for reception. The signals involved are described in the table below.

SNI Signal	Description	KS8995X Signal
TXEN	Transmit Enable	SMTXEN
TXD	Serial Transmit Data	SMTXD[0]
TXC	Transmit Clock	SMTXC
COL	Collision Detection	SCOL
CRS	Carrier Sense	SMRXDV
RXD	Serial Receive Data	SMRXD[0]
RXC	Receive Clock	SMRXC

Table 3. SNI Signals

This interface is a bit wide data interface and therefore runs at the network bit rate (not encoded). An additional signal on the transmit side indicates when data is valid. Likewise, the receive side has an indicator that conveys when the data is valid. For half-duplex operation there is a signal that indicates a collision has occurred during transmission.

## **Advanced Functionality**

## **QoS Support**

The KS8995X is a QoS switch, meaning that is it able to identify selected packets on its ingress ports, prioritize them, and service the packets according to their priority on the egress ports. In this way, the KS8995X can provide statistically better service to the high priority packets that are latency sensitive, or require higher bandwidth. The KS8995X supports ingress QoS classification using three different mechanisms: port-based priority, 802.1p tag-based priority, and DSCP priority for IPv4 packets.

Port-based priority is useful when the user wants to give a device on a given port high priority. For example in Figure 7, port 1 is given high priority because it is connected to an IP phone and port 4 is given lower priority because it is connected to a computer whose data traffic may be less sensitive to network congestion. Each port on the KS8995X can be set as high or low priority with an EEPROM. The port priority is set in bit 4 of registers 0x10, 0x20, 0x30, 0x40, 0x50 for ports 1, 2, 3, 4 and 5, respectively. Port-based priority is overridden by the OR'ed result of the 802.1p and DSCP priorities if they are all enabled at the same time.




Figure 7. Port-Based Priority