



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





KSZ8851-16MLLJ

Single-Port Ethernet MAC Controller
with 8-Bit or 16-Bit Non-PCI Interface
(Extended Temperature Support)

General Description

The KSZ8851-16MLLJ is a single-port controller chip with a non-PCI CPU interface and is available in 8-bit and 16-bit bus designs with extended temperature support (-40°C to +125°C). This datasheet describes the 48-pin LQFP KSZ8851-16MLLJ for applications requiring high-performance from single-port Ethernet Controller with 8-bit or 16-bit generic processor interface. The KSZ8851-16MLLJ offers the most cost-effective solution for adding high-throughput Ethernet connectivity to traditional embedded systems.

The KSZ8851-16MLLJ is a single-chip, mixed analog/digital device offering Wake-on-LAN technology for effectively addressing Fast Ethernet applications. It consists of a Fast Ethernet MAC controller, an 8-bit or 16-bit generic host processor interface and incorporates a unique dynamic memory pointer with 4-byte buffer boundary and a fully utilizable 18KB for both TX (allocated 6KB) and RX (allocated 12KB) directions in host buffer interface.

The KSZ8851-16MLLJ is designed to be fully compliant with the appropriate IEEE 802.3 standards. An extended temperature-grade version of the KSZ8851-16MLLJ is available (see "Ordering Information section").



LinkMD®

Physical signal transmission and reception are enhanced through the use of analog circuitry, making the design more efficient and allowing for lower-power consumption. The KSZ8851-16MLLJ is designed using a low-power CMOS process that features a single 3.3V power supply with options for 1.8V, 2.5V or 3.3V VDD I/O. The device includes an extensive feature set that offers management information base (MIB) counters and CPU control/data interfaces with single shared data bus timing.

The KSZ8851-16MLLJ includes unique cable diagnostics feature called LinkMD®. This feature determines the length of the cabling plant and also ascertains if there is an open or short condition in the cable. Accompanying software enables the cable length and cable conditions to be conveniently displayed. In addition, the KSZ8851-16MLLJ supports Hewlett Packard (HP) Auto-MDIX thereby eliminating the need to differentiate between straight or crossover cables in applications.

Functional Diagram




Figure 1. KSZ8851-16MLLJ Functional Diagram

LinkMD is a registered trademark of Micrel, Inc.

Features

- Integrated MAC and PHY Ethernet Controller fully compliant with IEEE 802.3/802.3u standards
- Designed for high performance and high throughput applications
- Supports 10BASE-T/100BASE-TX
- Supports IEEE 802.3x full-duplex flow control and half-duplex backpressure collision flow control
- Supports DMA-slave burst data read and write transfers
- Supports IP Header (IPv4)/TCP/UDP/ICMP checksum generation and checking
- Supports IPv6 TCP/UDP/ICMP checksum generation and checking
- Automatic 32-bit CRC generation and checking
- Simple SRAM-like host interface easily connects to most common embedded MCUs.
- Supports multiple data frames for transmit and receive without address bus and byte-enable signals
- Supports both Big- and Little-Endian processors
- Larger internal memory with 12K Bytes for RX FIFO and 6K Bytes for TX FIFO. Programmable low, high and overrun watermark for flow control in RX FIFO
- Shared data bus for Data, Address and Byte Enable
- Efficient architecture design with configurable host interrupt schemes to minimize host CPU overhead and utilization
- Powerful and flexible address filtering scheme
- Optional to use external serial EEPROM configuration for MAC address
- Single 25MHz reference clock for both PHY and MAC
- HBM ESD Rating 6kV

Power Modes, Power Supplies, and Packaging

- Single 3.3V power supply with options for 1.8V, 2.5V and 3.3V VDD I/O
- Built-in integrated 3.3V or 2.5V to 1.8V low noise regulator (LDO) for core and analog blocks
- Enhanced power management feature with energy detect mode and soft power-down mode to ensure low-power dissipation during device idle periods
- Comprehensive LED indicator support for link, activity and 10/100 speed (2 LEDs) - User programmable
- Low-power CMOS design
- Extended Temperature Range: -40°C to +125°C
- Flexible package options available in 48-pin (7mm x 7mm) LQFP KSZ8851-16MLLJ or 128-pin PQFP KSZ8851-16MQLJ

Additional Features

In addition to offering all of the features of a Layer 2 controller, the KSZ8851-16MLLJ offers:

- Flexible 8-bit and 16-bit generic host processor interfaces with same access time and single bus timing to any I/O registers and RX/TX FIFO buffers
- Supports to add two-byte before frame header in order for IP frame content with double word boundary
- Micrel LinkMD® cable diagnostic capabilities to determine cable length, diagnose faulty cables, and determine distance to fault
- Wake-on-LAN functionality
 - Incorporates Magic Packet™, wake-up frame, network link state, and detection of energy signal technology
- HP Auto MDI-X™ crossover with disable/enable option
- Ability to transmit and receive frames up to 2000 bytes

Network Features

- 10BASE-T and 100BASE-TX physical layer support
- Auto-negotiation: 10/100 Mbps full and half duplex
- Adaptive equalizer
- Baseline wander correction

Applications

- Video/Audio Distribution Systems
- High-end Cable, Satellite, and IP set-top boxes
- Video over IP and IPTV
- Voice over IP (VoIP) and Analog Telephone Adapters (ATA)
- Industrial Control in Latency Critical Applications
- Home Base Station with Ethernet Connection
- Industrial Control Sensor Devices (Temperature, Pressure, Levels, and Valves)
- Security, Motion Control and Surveillance Cameras

Markets

- Fast Ethernet
- Embedded Ethernet
- Industrial Ethernet
- Embedded Systems

Ordering Information

Part Number	Temperature Range	Package	Lead Finish
KSZ8851-16MLLJ	-40°C to +125°C	48-Pin LQFP	Pb-Free

Revision History

Revision	Date	Summary of Changes
1.0	01/22/2010	First-released Information.

Contents

General Description	1
Functional Diagram	1
Features	2
Power Modes, Power Supplies, and Packaging.....	2
Additional Features	2
Network Features	2
Applications	2
Markets	2
Ordering Information	3
Revision History	3
Contents	4
List of Figures	9
List of Tables	10
Pin Configuration	11
Pin Description	12
Strapping Options	15
Functional Description	16
Functional Overview	16
Power Management	16
Rx unused block disabled	16
Normal Operation Mode	16
Energy Detect Mode	16
Soft Power Down Mode.....	17
Power Saving Mode	17
Wake-on-LAN	17
Detection of Energy	17
Detection of Linkup.....	17
Wake-Up Packet.....	18
Magic Packet™	18
Physical Layer Transceiver (PHY)	19
100BASE-TX Transmit	19
100BASE-TX Receive	19
PLL Clock Synthesizer (Recovery).....	19
Scrambler/De-Scrambler (100BASE-TX Only).....	19
10BASE-T Transmit.....	19
10BASE-T Receive.....	20
MDI/MDI-X Auto Crossover	20
Straight Cable	20
Crossover Cable	21
Auto Negotiation	21

LinkMD® Cable Diagnostics.....	22
Access.....	22
Usage.....	23
Media Access Control (MAC) Operation.....	23
Inter Packet Gap (IPG).....	23
Back-Off Algorithm.....	23
Late Collision.....	23
Flow Control.....	23
Half-Duplex Backpressure.....	24
Address Filtering Function.....	24
Clock Generator.....	25
Bus Interface Unit (BIU).....	26
Supported Transfers.....	26
Physical Data Bus Size.....	26
Little and Big Endian Support.....	27
Asynchronous Interface.....	27
BIU Summation.....	27
Queue Management Unit (QMU).....	28
Transmit Queue (TXQ) Frame Format.....	28
Frame Transmitting Path Operation in TXQ.....	29
Driver Routine for Transmit Packet from Host Processor to KSZ8851-16MLLJ.....	30
Receive Queue (RXQ) Frame Format.....	33
Frame Receiving Path Operation in RXQ.....	33
Driver Routine for Receive Packet from KSZ8851-16MLLJ to Host Processor.....	35
In order to read received frames from RXQ without error, the software driver must use following steps:.....	36
1. When receive interrupt occurred and software driver writes “1” to clear the RX interrupt in ISR register; the KSZ8851 will update Receive Frame Counter (RXFCTR) Register for this interrupt.....	36
EEPROM Interface.....	36
Loopback Support.....	37
Near-End (Remote) Loopback.....	37
Far-End (Local) Loopback.....	37
CPU Interface I/O Registers.....	38
I/O Registers.....	38
Internal I/O Registers Space Mapping.....	39
CIDER.....	43
0x8870.....	43
Internal I/O Registers Space Mapping (Continued).....	44
Reserved.....	44
Don't care.....	44
None.....	44
Register Map: MAC, PHY and QMU.....	45
Bit Type Definition.....	45
Chip Configuration Register (0x08 – 0x09): CCR.....	45
Host MAC Address Registers: MARL, MARM and MARH.....	46
Host MAC Address Register Low (0x10 – 0x11): MARL.....	46

Host MAC Address Register Middle (0x12 – 0x13): MARM	46
Host MAC Address Register High (0x14 – 0x15): MARH	46
On-Chip Bus Control Register (0x20 – 0x21): OBCR	47
EEPROM Control Register (0x22 – 0x23): EEPCR	47
Memory BIST Info Register (0x24 – 0x25): MBIR	48
Global Reset Register (0x26 – 0x27): GRR	48
Wakeup Frame Control Register (0x2A – 0x2B): WFCR	49
Wakeup Frame 0 CRC0 Register (0x30 – 0x31): WF0CRC0	49
Wakeup Frame 0 CRC1 Register (0x32 – 0x33): WF0CRC1	50
Wakeup Frame 0 Byte Mask 0 Register (0x34 – 0x35): WF0BM0	50
Wakeup Frame 0 Byte Mask 1 Register (0x36 – 0x37): WF0BM1	50
Wakeup Frame 0 Byte Mask 2 Register (0x38 – 0x39): WF0BM2	50
Wakeup Frame 0 Byte Mask 3 Register (0x3A – 0x3B): WF0BM3	50
Wakeup Frame 1 CRC0 Register (0x40 – 0x41): WF1CRC0	51
Wakeup Frame 1 CRC1 Register (0x42 – 0x43): WF1CRC1	51
Wakeup Frame 1 Byte Mask 0 Register (0x44 – 0x45): WF1BM0	51
Wakeup Frame 1 Byte Mask 1 Register (0x46 – 0x47): WF1BM1	51
Wakeup Frame 1 Byte Mask 2 Register (0x48 – 0x49): WF1BM2	51
Wakeup Frame 1 Byte Mask 3 Register (0x4A – 0x4B): WF1BM3	52
Wakeup Frame 2 CRC0 Register (0x50 – 0x51): WF2CRC0	52
Wakeup Frame 2 CRC1 Register (0x52 – 0x53): WF2CRC1	52
Wakeup Frame 2 Byte Mask 0 Register (0x54 – 0x55): WF2BM0	52
Wakeup Frame 2 Byte Mask 1 Register (0x56 – 0x57): WF2BM1	52
Wakeup Frame 2 Byte Mask 2 Register (0x58 – 0x59): WF2BM2	53
Wakeup Frame 2 Byte Mask 3 Register (0x5A – 0x5B): WF2BM3	53
Wakeup Frame 3 CRC0 Register (0x60 – 0x61): WF3CRC0	53
Wakeup Frame 3 CRC1 Register (0x62 – 0x63): WF3CRC1	53
Wakeup Frame 3 Byte Mask 0 Register (0x64 – 0x65): WF3BM0	53
Wakeup Frame 3 Byte Mask 1 Register (0x66 – 0x67): WF3BM1	54
Wakeup Frame 3 Byte Mask 2 Register (0x68 – 0x69): WF3BM2	54
Wakeup Frame 3 Byte Mask 3 Register (0x6A – 0x6B): WF3BM3	54
Transmit Control Register (0x70 – 0x71): TXCR	55
Transmit Status Register (0x72 – 0x73): TXSR	56
Receive Control Register 1 (0x74 – 0x75): RXCR1	56
Receive Control Register 1 (0x74 – 0x75): RXCR1 (Continued)	57
Receive Control Register 2 (0x76 – 0x77): RXCR2	57
TXQ Memory Information Register (0x78 – 0x79): TXMIR	58
Receive Frame Header Status Register (0x7C – 0x7D): RXFHSR	58
Receive Frame Header Status Register (0x7C – 0x7D): RXFHSR (Continued)	59
Receive Frame Header Status Register (0x7C – 0x7D): RXFHSR (Continued)	59
Receive Frame Header Byte Count Register (0x7E – 0x7F): RXFHBCR	59
TXQ Command Register (0x80 – 0x81): TXQCR	59
RXQ Command Register (0x82 – 0x83): RXQCR	60
RXQ Command Register (0x82 – 0x83): RXQCR (Continued)	61
TX Frame Data Pointer Register (0x84 – 0x85): TXFDPR	61
RX Frame Data Pointer Register (0x86 – 0x87): RXFDPR	62

RX Duration Timer Threshold Register (0x8C – 0x8D): RXDTTR	62
RX Data Byte Count Threshold Register (0x8E – 0x8F): RXDBCTR	63
Interrupt Enable Register (0x90 – 0x91): IER	63
Interrupt Enable Register (0x90 – 0x91): IER (Continued)	64
Interrupt Status Register (0x92 – 0x93): ISR	64
Interrupt Status Register (0x92 – 0x93): ISR (Continued)	65
RX Frame Count & Threshold Register (0x9C – 0x9D): RXFCTR.....	65
TX Next Total Frames Size Register (0x9E – 0x9F): TXNTFSR	65
MAC Address Hash Table Register 0 (0xA0 – 0xA1): MAHTR0.....	66
MAC Address Hash Table Register 1 (0xA2 – 0xA3): MAHTR1.....	66
MAC Address Hash Table Register 2 (0xA4 – 0xA5): MAHTR2.....	66
MAC Address Hash Table Register 3 (0xA6 – 0xA7): MAHTR3.....	66
Flow Control Low Watermark Register (0xB0 – 0xB1): FCLWR.....	67
Flow Control High Watermark Register (0xB2 – 0xB3): FCHWR	67
Flow Control Overrun Watermark Register (0xB4 – 0xB5): FCOWR.....	67
0xB6 – 0xBF: Reserved.....	67
Chip ID and Enable Register (0xC0 – 0xC1): CIDER	67
Chip Global Control Register (0xC6 – 0xC7): CGCR.....	68
Indirect Access Control Register (0xC8 – 0xC9): IACR	68
Indirect Access Data Low Register (0xD0 – 0xD1): IADLR	68
Indirect Access Data High Register (0xD2 – 0xD3): IADHR	69
Power Management Event Control Register (0xD4 – 0xD5): PMECR.....	69
Power Management Event Control Register (0xD4 – 0xD5): PMECR (Continued).....	70
Go-Sleep & Wake-Up Time Register (0xD6 – 0xD7): GSWUTR	70
PHY Reset Register (0xD8 – 0xD9): PHYRR	70
PHY 1 MII-Register Basic Control Register (0xE4 – 0xE5): P1MBCR.....	71
PHY 1 MII-Register Basic Status Register (0xE6 – 0xE7): P1MBSR	72
PHY 1 PHY ID Low Register (0xE8 – 0xE9): PHY1ILR	72
PHY 1 PHY ID High Register (0xEA – 0xEB): PHY1IHR.....	73
PHY 1 Auto-Negotiation Advertisement Register (0xEC – 0xED): P1ANAR	73
PHY 1 Auto-Negotiation Link Partner Ability Register (0xEE – 0xEF): P1ANLPR.....	74
Port 1 PHY Special Control/Status, LinkMD (0xF4 – 0xF5): P1SCLMD	74
Port 1 PHY Special Control/Status, LinkMD (0xF4 – 0xF5): P1SCLMD (Continued)	75
Port 1 Control Register (0xF6 – 0xF7): P1CR.....	75
Port 1 Control Register (0xF6 – 0xF7): P1CR (Continued).....	76
Port 1 Status Register (0xF8 – 0xF9): P1SR	77
MIB (Management Information Base) Counters.....	78
Example:.....	80
1. MIB Counter Read (read port 1 “Rx64Octets” counter at indirect address offset 0x0E).....	80
Additional MIB Information	80
Absolute Maximum Ratings⁽¹⁾.....	81
Operating Ratings⁽²⁾.....	81
Electrical Characteristics^(4, 5).....	81

Timing Specifications 83

- Asynchronous Read and Write Timing 83
- Auto Negotiation Timing 84
- Reset Timing..... 85
- EEPROM Timing 86

Selection of Isolation Transformers..... 87

Selection of Reference Crystal 87

Package Information 88

Acronyms and Glossary 89

Acronyms and Glossary 89

List of Figures

Figure 1. KSZ8851-16MLLJ Functional Diagram.....	1
Figure 2. 48-Pin LQFP	11
Figure 3. Typical Straight Cable Connection	20
Figure 4. Typical Crossover Cable Connection	21
Figure 5. Auto Negotiation and Parallel Operation	22
Figure 6. KSZ8851-16MLLJ 8-Bit and 16-Bit Data Bus Connections.....	27
Figure 7. Host TX Single Frame in Manual Enqueue Flow Diagram	31
Figure 8. Host TX Multiple Frames in Auto- Enqueue Flow Diagram.....	32
Figure 9. Host RX Single or Multiple Frames in Auto-Dequeue Flow Diagram	35
Figure 10. PHY Port 1 Near-end (Remote) and Host Far-end (Local) Loopback Paths.....	37
Figure 11. Asynchronous Cycle	83
Figure 12. Auto Negotiation Timing	84
Figure 13. Reset Timing.....	85
Figure 14. EEPROM Read Cycle Timing Diagram	86
Figure 15. 48-Pin (7mm x 7mm) LQFP	88

List of Tables

Table 1. Internal Function Blocks Status	16
Table 2. MDI/MDI-X Pin Definitions	20
Table 3. Address Filtering Scheme	25
Table 4. Bus Interface Unit Signal Grouping.....	26
Table 5. Frame Format for Transmit Queue	28
Table 6. Transmit Control Word Bit Fields	28
Table 7. Transmit Byte Count Format.....	29
Table 8. Registers Setting for Transmit Function Block.....	29
Table 9. Frame Format for Receive Queue	33
Table 10. Registers Setting for Receive Function Block.....	34
Table 11. KSZ8851-16MLLJ EEPROM Format.....	36
Table 12. Format of MIB Counters.....	78
Table 13. Port 1 MIB Counters Indirect Memory Offsets	79
Table 14. Electrical Characteristics.....	82
Table 15. Asynchronous Cycle Timing Parameters.....	83
Table 16. Auto Negotiation Timing Parameters	84
Table 17. Reset Timing Parameters	85
Table 18. EEPROM Timing Parameters	86
Table 19. Transformer Selection Criteria	87
Table 20. Qualified Single Port Magnetics.....	87
Table 21. Typical Reference Crystal Characteristics.....	87

Pin Configuration




Figure 2. 48-Pin LQFP (V)

Pin Description

Pin Number	Pin Name	Type	Pin Function												
1	P1LED1	Ipu/O	<p>Programmable LED output to indicate port activity/status. LED is ON when output is LOW; LED is OFF when output is HIGH. Port 1 LED indicators¹ defined as follows:</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="3">Chip Global Control Register: CGCR bit [9]</th> </tr> <tr> <th></th> <th>0 (Default)</th> <th>1</th> </tr> </thead> <tbody> <tr> <td>P1LED1</td> <td>100BT</td> <td>ACT</td> </tr> <tr> <td>P1LED0</td> <td>LINK/ACT</td> <td>LINK</td> </tr> </tbody> </table>	Chip Global Control Register: CGCR bit [9]				0 (Default)	1	P1LED1	100BT	ACT	P1LED0	LINK/ACT	LINK
Chip Global Control Register: CGCR bit [9]															
	0 (Default)	1													
P1LED1	100BT	ACT													
P1LED0	LINK/ACT	LINK													
2	P1LED0	Opu	<p>1. Link = LED On; Activity = LED Blink; Link/Act = LED On/Blink; Speed = LED On (100BASE-T); LED Off (10BASE-T) Config Mode: The P1LED1 pull-up/pull-down value is latched as 16/8-bit mode during power-up / reset. See "Strapping Options" section for details</p>												
3	PME	Opu	Power Management Event (default active low): It is asserted (low or high depends on polarity set in PMECR register) when one of the wake-on-LAN events is detected by KSZ8851-16MLLJ. The KSZ8851-16MLLJ is requesting the system to wake up from low power mode.												
4	INTRN	Opu	Interrupt: An active low signal to host CPU to indicate an interrupt status bit is set, this pin need an external 4.7K pull-up resistor.												
5	RDN	Ipu	Read Strobe Not Asynchronous read strobe, active low to indicate read cycle.												
6	WRN	Ipu	Write Strobe Not Asynchronous write strobe, active low to indicate write cycle.												
7	DGND	Gnd	Digital ground												
8	VDD_CO1.8	P	<p>1.8V regulator output . This 1.8V output pin provides power to pins 14 (VDD_A1.8) and 29 (VDD_D1.8) for core VDD supply. If VDD_IO is set for 1.8V then this pin should be left floating, pins 14 (VDD_A1.8) and 29 (VDD_D1.8) will be sourced by the external 1.8V supply that is tied to pins 27, 38 and 46 (VDD_IO) with appropriate filtering.</p>												
9	EED_IO	Ipd/O	<p>In/Out Data from/to external EEPROM. Config Mode: The pull-up/pull-down value is latched as with/without EEPROM during power-up / reset. See "Strapping Options" section for details</p>												
10	EESK	Ipd/O	<p>EEPROM Serial Clock A 4μs (OBCR[1:0]=11 on-chip bus speed @ 25MHz) or 800ns (OBCR[1:0]=00 on-chip bus speed @ 125MHz) serial output clock cycle to load configuration data from the serial EEPROM. Config Mode: The pull-up/pull-down value is latched as big/little endian mode during power-up / reset. See "Strapping Options" section for details</p>												
11	CMD	Ipd	<p>Command Type This command input decides the SD[15:0] shared data bus access information. When command input is low, the access of shared data bus is for data access in 16-bit mode shared data bus SD[15:0] or in 8-bit mode shared data bus SD[7:0]. When command input is high, the access of shared data bus is for address A[7:2] access at shared data bus SD[7:2], byte enable BE[3:0] at SD[15:12] and the SD[11:8] is "don't care" in 16-bit mode. It is for address A[7:0] access at SD[7:0] in 8-bit mode.</p>												

Pin Description (Continued)

Pin Number	Pin Name	Type	Pin Function
12	CSN	Ipu	Chip Select Not Chip select for the shared data bus access enable, active Low.
13	AGND	Gnd	Analog ground
14	VDD_A1.8	P	1.8V analog power supply from VDD_CO1.8 (pin 8) with appropriate filtering. If VDD_IO is 1.8V, this pin must be supplied power from the same source as pins 27, 38 and 46 (VDD_IO) with appropriate filtering.
15	EECS	Opd	EEPROM Chip Select This signal is used to select an external EEPROM device.
16	RXP1	I/O	Port 1 physical receive (MDI) or transmit (MDIX) signal (+ differential).
17	RXM1	I/O	Port 1 physical receive (MDI) or transmit (MDIX) signal (– differential).
18	AGND	Gnd	Analog ground.
19	TXP1	I/O	Port 1 physical transmit (MDI) or receive (MDIX) signal (+ differential).
20	TXM1	I/O	Port 1 physical transmit (MDI) or receive (MDIX) signal (– differential).
21	VDD_A3.3	P	3.3V analog VDD input power supply with well decoupling capacitors.
22	ISET	O	Set physical transmits output current. Pull-down this pin with a 3.01K 1% resistor to ground.
23	RSTN	Ipu	Reset Not Hardware reset pin (active Low). This reset input is required minimum of 10ms low after stable supply voltage 3.3V.
24	X1	I	25MHz crystal or oscillator clock connection. Pins (X1, X2) connect to a crystal. If an oscillator is used, X1 connects to a 3.3V tolerant oscillator and X2 is a no connect.
25	X2	O	Note: Clock requirement is ± 50 ppm for either crystal or oscillator.
26	DGND	Gnd	Digital ground
27	VDD_IO	P	3.3V, 2.5V or 1.8V digital VDD input power supply for IO with well decoupling capacitors.
28	DGND	Gnd	Digital ground
29	VDD_D1.8	P	1.8V digital power supply from VDD_CO1.8 (pin 8) with appropriate filtering. If VDD_IO is 1.8V, this pin must be supplied power from the same source as pins 27, 38 and 46 (VDD_IO) with appropriate filtering.
30	SD15	I/O (pd)	Shared Data Bus bit 15. Data D15 access when CMD=0. Byte Enable 3 at double-word boundary access (BE3, 4th byte enable and active high) in 16-bit mode when CMD=1. This pin must be tied to GND in 8-bit bus mode.
31	SD14	I/O (pd)	Shared Data Bus bit 14. Data D14 access when CMD=0. Byte Enable 2 at double-word boundary access (BE2, 3rd byte enable and active high) in 16-bit mode when CMD=1. This pin must be tied to GND in 8-bit bus mode.
32	SD13	I/O (pd)	Shared Data Bus bit 13. Data D13 access when CMD=0. Byte Enable 1 at double-word boundary access (BE1, 2nd byte enable and active high) in 16-bit mode when CMD=1. This pin must be tied to GND in 8-bit bus mode.
33	SD12	I/O (pd)	Shared Data Bus bit 12. Data D12 access when CMD=0. Byte Enable 0 at double-word boundary access (BE0, 1st byte enable and active high) in 16-bit mode when CMD=1. This pin must be tied to GND in 8-bit bus mode.
34	SD11	I/O (pd)	Shared Data Bus bit 11. Data D11 access when CMD=0. Don't care when CMD=1. This pin must be tied to GND in 8-bit bus mode.
35	SD10	I/O (pd)	Shared Data Bus bit 10. Data D10 access when CMD=0. Don't care when CMD=1. This pin must be tied to GND in 8-bit bus mode.

Pin Description (Continued)

Pin Number	Pin Name	Type	Pin Function
36	SD9	I/O (pd)	Shared Data Bus bit 9. Data D9 access when CMD=0. Don't care when CMD=1. This pin must be tied to GND in 8-bit bus mode.
37	DGND	Gnd	Digital ground
38	VDD_IO	P	3.3V, 2.5V or 1.8V digital VDD input power supply for IO with well decoupling capacitors.
39	SD8	I/O (pd)	Shared Data Bus bit 8. Data D8 access when CMD=0. Don't care when CMD=1. This pin must be tied to GND in 8-bit bus mode.
40	SD7	I/O (pd)	Shared Data Bus bit 7. Data D7 access when CMD=0. Address A7 access when CMD=1.
41	SD6	I/O (pd)	Shared Data Bus bit 6. Data D6 access when CMD=0. Address A6 access when CMD=1.
42	SD5	I/O (pd)	Shared Data Bus bit 5. Data D5 access when CMD=0. Address A5 access when CMD=1.
43	SD4	I/O (pd)	Shared Data Bus bit 4. Data D4 access when CMD=0. Address A4 access when CMD=1.
44	SD3	I/O (pd)	Shared Data Bus bit 3. Data D3 access when CMD=0. Address A3 access when CMD=1.
45	SD2	I/O (pd)	Shared Data Bus bit 2. Data D2 access when CMD=0. Address A2 access when CMD=1.
46	VDD_IO	P	3.3V, 2.5V or 1.8V digital VDD input power supply for IO with well decoupling capacitors.
47	SD1	I/O (pd)	Shared Data Bus bit 1. Data D1 access when CMD=0. In 8-bit mode, this is address A1 access when CMD=1. In 16-bit mode, this is "Don't care" when CMD=1.
48	SD0	I/O (pd)	Shared Data Bus bit 0. Data D0 access when CMD=0. In 8-bit mode, this is address A0 access when CMD=1. In 16-bit mode, this is "Don't care" when CMD=1.

Legend:

P = Power supply Gnd = Ground

I/O = Bi-directional I = Input O = Output.

lpd = Input with internal pull-down (58K \pm 30%).

lpu = Input with internal pull-up (58K \pm 30%).

Opd = Output with internal pull-down (58K \pm 30%).

Opu = Output with internal pull-up (58K \pm 30%).

lpu/O = Input with internal pull-up (58K \pm 30%) during power-up/reset; output pin otherwise.

lpd/O = Input with internal pull-down (58K \pm 30%) during power-up/reset; output pin otherwise.

I/O (pd) = Input/Output with internal pull-down (58K \pm 30%).

Strapping Options

Pin Number	Pin Name	Type	Pin Function
1	P1LED1	lpu/O	8 or 16-bit bus mode select during power-up / reset: NC or Pull-up (default) = 16-bit bus Pull-down = 8-bit bus This pin value is also latched into register CCR, bit 6/7.
9	EED_IO	lpd/O	EEPROM select during power-up / reset: Pull-up = EEPROM present NC or Pull-down (default) = EEPROM not present This pin value is latched into register CCR, bit 9.
10	EESK	lpd/O	Endian mode select during power-up / reset: Pull-up = Big Endian NC or Pull-down (default) = Little Endian This pin value is latched into register CCR, bit 10. When this pin is no connect or tied to GND, the bit 11 (Endian mode selection) in RXFDPR register can be used to program either Little (bit11=0 default) Endian mode or Big (bit11=1) Endian mode.

Notes:

lpu/O = Input with internal pull-up (58K \pm 30%) during power-up/reset; output pin otherwise.

lpd/O = Input with internal pull-down (58K \pm 30%) during power-up/reset; output pin otherwise.

Pin strap-ins are latched during power-up or reset.

Functional Description

The KSZ8851-16MLLJ is a single-chip Fast Ethernet MAC/PHY controller consisting of a 10/100 physical layer transceiver (PHY), a MAC, and a Bus Interface Unit (BIU) that controls the KSZ8851-16MLLJ via an 8-bit or 16-bit host bus interface.

The KSZ8851-16MLLJ is fully compliant to IEEE802.3u standards.

Functional Overview

Power Management

The KSZ8851-16MLLJ supports enhanced power management feature in low power state with energy detection to ensure low-power dissipation during device idle periods. There are four operation modes under the power management function which is controlled by two bits in PMECR (0xD4) register as shown below:

PMECR[1:0] = 00 Normal Operation Mode

PMECR[1:0] = 01 Energy Detect Mode

PMECR[1:0] = 10 Soft Power Down Mode

PMECR[1:0] = 11 Power Saving Mode

Table 1 indicates all internal function blocks status under four different power management operation modes.

KSZ8851-16MLLJ Function Blocks	Power Management Operation Modes			
	Normal Mode	Power Saving Mode	Energy Detect Mode	Soft Power Down Mode
Internal PLL Clock	Enabled	Enabled	Disabled	Disabled
Tx/Rx PHY	Enabled	Rx unused block disabled	Energy detect at Rx	Disabled
MAC	Enabled	Enabled	Disabled	Disabled
Host Interface	Enabled	Enabled	Disabled	Disabled

Table 1. Internal Function Blocks Status

Normal Operation Mode

This is the default setting bit[1:0]=00 in PMECR register after the chip power-up or hardware reset (pin 67). When KSZ8851-16MLLJ is in this normal operation mode, all PLL clocks are running, PHY and MAC are on and the host interface is ready for CPU read or write.

During the normal operation mode, the host CPU can set the bit[1:0] in PMECR register to transit the current normal operation mode to any one of the other three power management operation modes.

Energy Detect Mode

The energy detect mode provides a mechanism to save more power than in the normal operation mode when the KSZ8851-16MLLJ is not connected to an active link partner. For example, if cable is not present or it is connected to a powered down partner, the KSZ8851-16MLLJ can automatically enter to the low power state in energy detect mode. Once activity resumes due to plugging a cable or attempting by the far end to establish link, the KSZ8851-16MLLJ can automatically power up to normal power state in energy detect mode.

Energy detect mode consists of two states, normal power state and low power state. While in low power state, the KSZ8851-16MLLJ reduces power consumption by disabling all circuitry except the energy detect circuitry of the receiver. The energy detect mode is entered by setting bit[1:0]=01 in PMECR register. When the KSZ8851-16MLLJ is in this mode, it will monitor the cable energy. If there is no energy on the cable for a time longer than pre-configured value at bit[7:0] Go-Sleep time in GSWUTR register, KSZ8851-16MLLJ will go into a low power state. When KSZ8851-16MLLJ is in low power state, it will keep monitoring the cable energy. Once the energy is detected from the cable and is continuously presented for a time longer than pre-configured value at bit[15:8] Wake-Up time in GSWUTR register, the KSZ8851-16MLLJ will enter either the normal power state if the auto-wakeup enable bit[7] is set in PMECR register or the normal operation mode if both auto-wakeup enable bit[7] and wakeup to normal operation mode bit[6] are set in PMECR register.

The KSZ8851-16MLLJ will also assert PME output pin if the corresponding enable bit[8] is set in PMECR (0xD4) register or generate interrupt to signal an energy detect event occurred if the corresponding enable bit[2] is set in IER (0x90) register. Once the power management unit detects the PME output asserted or interrupt active, it will power up the host CPU and issue a wakeup command which is a read cycle to read the Globe Reset Register (GRR at 0x26) to wake up the KSZ8851-16MLLJ from the low power state to the normal power state in case the auto-wakeup enable bit[7] is disabled. When KSZ8851-16MLLJ is at normal power state, it is able to transmit or receive packet from the cable.

Soft Power Down Mode

The soft power down mode is entered by setting bit[1:0]=10 in PMECR register. When KSZ8851-16MLLJ is in this mode, all PLL clocks are disabled, the PHY and the MAC are off, all internal registers value will not change, and the host interface is only used to wake-up this device from current soft power down mode to normal operation mode.

In order to go back the normal operation mode from this soft power down mode, the only way to leave this mode is through a host wake-up command which the CPU issues to read the Globe Reset Register (GRR at 0x26).

Power Saving Mode

The power saving mode is entered when auto-negotiation mode is enabled, cable is disconnected, and by setting bit[1:0]=11 in PMECR register and bit [10]=1 in P1SCLMD register. When KSZ8851M is in this mode, all PLL clocks are enabled, MAC is on, all internal registers value will not change, and host interface is ready for CPU read or write. In this mode, it mainly controls the PHY transceiver on or off based on line status to achieve power saving. The PHY remains transmitting and only turns off the unused receiver block. Once activity resumes due to plugging a cable or attempting by the far end to establish link, the KSZ8851M can automatically enabled the PHY power up to normal power state from power saving mode.

During this power saving mode, the host CPU can program the bit[1:0] in PMECR register and set bit[10]=0 in P1SCLMD register to transit the current power saving mode to any one of the other three power management operation modes.

Wake-on-LAN

Wake-up frame events are used to wake the system whenever meaningful data is presented to the system over the network. Examples of meaningful data include the reception of a Magic Packet, a management request from a remote administrator, or simply network traffic directly targeted to the local system. In all of these instances, the network device is pre-programmed by the policy owner or other software with information on how to identify wake frames from other network traffic. The KSZ8851-16MLLJ controller can be programmed to notify the host of the wake-up frame detection with the assertion of the interrupt signal (INTRN) or assertion of the power management event signal (PME).

A wake-up event is a request for hardware and/or software external to the network device to put the system into a powered state (working).

A wake-up signal is caused by:

1. Detection of energy signal over a pre-configured value (bit 2 in ISR register)
2. Detection of a linkup in the network link state (bit 3 in ISR register)
3. Receipt of a Magic Packet (bit 4 in ISR register)
4. Receipt of a network wake-up frame (bit 5 in ISR register)

There are also other types of wake-up events that are not listed here as manufacturers may choose to implement these in their own way.

Detection of Energy

The energy is detected from the cable and is continuously presented for a time longer than pre-configured value, especially when this energy change may impact the level at which the system should re-enter to the normal power state.

Detection of Linkup

Link status wake events are useful to indicate a linkup in the network's connectivity status.

Wake-Up Packet

Wake-up packets are certain types of packets with specific CRC values that a system recognizes as a 'wake up' frame. The KSZ8851-16MLLJ supports up to four users defined wake-up frames as below:

1. Wake-up frame 0 is defined in wakeup frame registers (0x30 – 0x3B) and is enabled by bit 0 in wakeup frame control register (0x2A).
2. Wake-up frame 1 is defined in wakeup frame registers (0x40 – 0x4B) and is enabled by bit 1 in wakeup frame control register (0x2A).
3. Wake-up frame 2 is defined in wakeup frame registers (0x50 – 0x5B) and is enabled by bit 2 in wakeup frame control register (0x2A).
4. Wake-up frame 3 is defined in wakeup frame registers (0x60 – 0x6B) and is enabled by bit 3 in wakeup frame control register (0x2A).

Magic Packet™

Magic Packet technology is used to remotely wake up a sleeping or powered off PC on a LAN. This is accomplished by sending a specific packet of information, called a Magic Packet frame, to a node on the network. When a PC capable of receiving the specific frame goes to sleep, it enables the Magic Packet RX mode in the LAN controller, and when the LAN controller receives a Magic Packet frame, it will alert the system to wake up.

Magic Packet is a standard feature integrated into the KSZ8851-16MLLJ. The controller implements multiple advanced power-down modes including Magic Packet to conserve power and operate more efficiently.

Once the KSZ8851-16MLLJ has been put into Magic Packet Enable mode (WFCR[7]=1), it scans all incoming frames addressed to the node for a specific data sequence, which indicates to the controller this is a Magic Packet (MP) frame.

A Magic Packet frame must also meet the basic requirements for the LAN technology chosen, such as Source Address (SA), Destination Address (DA), which may be the receiving station's IEEE address or a multicast or broadcast address and CRC.

The specific sequence consists of 16 duplications of the IEEE address of this node, with no breaks or interruptions. This sequence can be located anywhere within the packet, but must be preceded by a synchronization stream. The synchronization stream allows the scanning state machine to be much simpler. The synchronization stream is defined as 6 bytes of FFh. The device will also accept a broadcast frame, as long as the 16 duplications of the IEEE address match the address of the machine to be awakened.

Example:

If the IEEE address for a particular node on a network is 11h 22h, 33h, 44h, 55h, 66h, the LAN controller would be scanning for the data sequence (assuming an Ethernet frame):

```
DESTINATION SOURCE – MISC - FF FF FF FF FF FF - 11 22 33 44 55 66 - 11 22 33 44 55 66 - 11 22 33 44 55 66 -
11 22 33 44 55 66 - 11 22 33 44 55 66 - 11 22 33 44 55 66 - 11 22 33 44 55 66 - 11 22 33 44 55 66 - 11 22 33 44 55 66 -
11 22 33 44 55 66 - 11 22 33 44 55 66 - 11 22 33 44 55 66 - 11 22 33 44 55 66 - 11 22 33 44 55 66 - 11 22 33 44 55 66 -
11 22 33 44 55 66 - MISC - CRC.
```

There are no further restrictions on a Magic Packet frame. For instance, the sequence could be in a TCP/IP packet or an IPX packet. The frame may be bridged or routed across the network without affecting its ability to wake-up a node at the frame's destination.

If the LAN controller scans a frame and does not find the specific sequence shown above, it discards the frame and takes no further action. If the KSZ8851-16MLLJ controller detects the data sequence, however, it then alerts the PC's power management circuitry (assert the PME pin) to wake up the system.

Physical Layer Transceiver (PHY)

100BASE-TX Transmit

The 100BASE-TX transmit function performs parallel-to-serial conversion, 4B/5B coding, scrambling, NRZ-to-NRZI conversion, and MLT3 encoding and transmission.

The circuitry starts with a parallel-to-serial conversion, which converts the MII data from the MAC into a 125MHz serial bit stream. The data and control stream is then converted into 4B/5B coding, followed by a scrambler. The serialized data is further converted from NRZ-to-NRZI format, and then transmitted in MLT3 current output. An external 3.01K Ω (1%) resistor for the 1:1 transformer ratio sets the output current.

The output signal has a typical rise/fall time of 4ns and complies with the ANSI TP-PMD standard regarding amplitude balance, overshoot, and timing jitter. The wave-shaped 10BASE-T output driver is also incorporated into the 100BASE-TX driver.

100BASE-TX Receive

The 100BASE-TX receiver function performs adaptive equalization, DC restoration, MLT3-to-NRZI conversion, data and clock recovery, NRZI-to-NRZ conversion, de-scrambling, 4B/5B decoding, and serial-to-parallel conversion.

The receiving side starts with the equalization filter to compensate for inter-symbol interference (ISI) over the twisted pair cable. Since the amplitude loss and phase distortion is a function of the cable length, the equalizer has to adjust its characteristics to optimize performance. In this design, the variable equalizer makes an initial estimation based on comparisons of incoming signal strength against some known cable characteristics, and then tunes itself for optimization. This is an ongoing process and self-adjusts against environmental changes such as temperature variations.

Next, the equalized signal goes through a DC restoration and data conversion block. The DC restoration circuit is used to compensate for the effect of baseline wander and to improve the dynamic range. The differential data conversion circuit converts the MLT3 format back to NRZI. The slicing threshold is also adaptive.

The clock recovery circuit extracts the 125 MHz clock from the edges of the NRZI signal. This recovered clock is then used to convert the NRZI signal into the NRZ format. This signal is sent through the de-scrambler followed by the 4B/5B decoder. Finally, the NRZ serial data is converted to an MII format and provided as the input data to the MAC.

PLL Clock Synthesizer (Recovery)

The internal PLL clock synthesizer can generate either 125MHz, 62.5MHz, 41.66MHz, or 25MHz clocks by setting the on-chip bus control register (0x20) for KSZ8851-16MLLJ system timing. These internal clocks are generated from an external 25MHz crystal or oscillator.

Scrambler/De-Scrambler (100BASE-TX Only)

The purpose of the scrambler is to spread the power spectrum of the signal to reduce electromagnetic interference (EMI) and baseline wander.

Transmitted data is scrambled through the use of an 11-bit wide linear feedback shift register (LFSR). The scrambler generates a 2047-bit non-repetitive sequence. Then the receiver de-scrambles the incoming data stream using the same sequence as at the transmitter.

10BASE-T Transmit

The 10BASE-T driver is incorporated with the 100BASE-TX driver to allow for transmission using the same magnetics. They are internally wave-shaped and pre-emphasized into outputs with typical 2.4V amplitude. The harmonic contents are at least 27dB below the fundamental frequency when driven by an all-ones Manchester-encoded signal.

10BASE-T Receive

On the receive side, input buffers and level detecting squelch circuits are employed. A differential input receiver circuit and a phase-locked loop (PLL) perform the decoding function.

The Manchester-encoded data stream is separated into clock signal and NRZ data. A squelch circuit rejects signals with levels less than 400mV or with short pulse widths to prevent noise at the RXP1 or RXM1 input from falsely triggering the decoder. When the input exceeds the squelch limit, the PLL locks onto the incoming signal and the KSZ8851-16MLLJ decodes a data frame. The receiver clock is maintained active during idle periods in between data reception.

MDI/MDI-X Auto Crossover

To eliminate the need for crossover cables between similar devices, the KSZ8851-16MLLJ supports HP-Auto MDI/MDI-X and IEEE 802.3u standard MDI/MDI-X auto crossover. HP-Auto MDI/MDI-X is the default.

The auto-sense function detects remote transmit and receive pairs and correctly assigns the transmit and receive pairs for the KSZ8851-16MLLJ device. This feature is extremely useful when end users are unaware of cable types in addition to saving on an additional uplink configuration connection. The auto-crossover feature can be disabled through the port control registers. The IEEE 802.3u standard MDI and MDI-X definitions are as below:

MDI		MDI-X	
RJ45 Pins	Signals	RJ45 Pins	Signals
1	TD+	1	RD+
2	TD-	2	RD-
3	RD+	3	TD+
6	RD-	6	TD-

Table 2. MDI/MDI-X Pin Definitions

Straight Cable

A straight cable connects an MDI device to an MDI-X device or an MDI-X device to an MDI device. The following diagram shows a typical straight cable connection between a network interface card (NIC) and a switch, or hub (MDI-X).




Figure 3. Typical Straight Cable Connection

Crossover Cable

A crossover cable connects an MDI device to another MDI device, or an MDI-X device to another MDI-X device. The following diagram shows a typical crossover cable connection between two chips or hubs (two MDI-X devices).




Figure 4. Typical Crossover Cable Connection

Auto Negotiation

The KSZ8851-16MLLJ conforms to the auto negotiation protocol as described by the 802.3 committee to allow the port to operate at either 10Base-T or 100Base-TX.

Auto negotiation allows unshielded twisted pair (UTP) link partners to select the best common mode of operation. In auto negotiation, the link partners advertise capabilities across the link to each other. If auto negotiation is not supported or the link partner to the KSZ8851-16MLLJ is forced to bypass auto negotiation, the mode is set by observing the signal at the receiver. This is known as parallel mode because while the transmitter is sending auto negotiation advertisements, the receiver is listening for advertisements or a fixed signal protocol.

The link setup is shown in the following flow diagram (Figure 5).




Figure 5. Auto Negotiation and Parallel Operation

LinkMD® Cable Diagnostics

The KSZ8851-16MLLJ LinkMD® uses time domain reflectometry (TDR) to analyze the cabling plant for common cabling problems such as open circuits, short circuits, and impedance mismatches.

LinkMD® works by sending a pulse of known amplitude and duration down the MDI and MDI-X pairs and then analyzes the shape of the reflected signal. Timing the pulse duration gives an indication of the distance to the cabling fault with a maximum distance of 200m and an accuracy of ±2m. Internal circuitry displays the TDR information in a user-readable digital format in register P1SCLMD[8:0].

Note: cable diagnostics are only valid for copper connections – fiber-optic operation is not supported.

Access

LinkMD® is initiated by accessing register P1SCLMD, the PHY special control/status & LinkMD® register (0xF4).

Usage

LinkMD[®] can be run at any time by ensuring that Auto-MDIX has been disabled. To disable Auto-MDIX, write a '1' to P1CR[10] to enable manual control over the pair used to transmit the LinkMD[®] pulse. The self-clearing cable diagnostic test enable bit, P1SCLMD [12], is set to '1' to start the test on this pair.

When bit P1SCLMD[12] returns to '0', the test is complete. The test result is returned in bits P1SCLMD[14:13] and the distance is returned in bits P1SCLMD[8:0]. The cable diagnostic test results are as follows:

00 = Valid test, normal condition

01 = Valid test, open circuit in cable

10 = Valid test, short circuit in cable

11 = Invalid test, LinkMD[®] failed

If P1SCLMD[14:13]=11, this indicates an invalid test, and occurs when the KSZ8851-16MLLJ is unable to shut down the link partner. In this instance, the test is not run, as it is not possible for the KSZ8851-16MLLJ to determine if the detected signal is a reflection of the signal generated or a signal from another source.

Cable distance can be approximated by the following formula:

$P1SCLMD[8:0] \times 0.4m$ for port 1 cable distance

This constant may be calibrated for different cabling conditions, including cables with a velocity of propagation that varies significantly from the norm.

Media Access Control (MAC) Operation

The KSZ8851-16MLLJ strictly abides by IEEE 802.3 standards to maximize compatibility.

Inter Packet Gap (IPG)

If a frame is successfully transmitted, then the minimum 96-bit time for IPG is measured between two consecutive packets. If the current packet is experiencing collisions, the minimum 96-bit time for IPG is measured from carrier sense (CRS) to the next transmit packet.

Back-Off Algorithm

The KSZ8851-16MLLJ implements the IEEE standard 802.3 binary exponential back-off algorithm in half-duplex mode. After 16 collisions, the packet is dropped.

Late Collision

If a transmit packet experiences collisions after 512 bit times of the transmission, the packet is dropped.

Flow Control

The KSZ8851-16MLLJ supports standard 802.3x flow control frames on both transmit and receive sides.

On the receive side, if the KSZ8851-16MLLJ receives a pause control frame, the KSZ8851-16MLLJ will not transmit the next normal frame until the timer, specified in the pause control frame, expires. If another pause frame is received before the current timer expires, the timer will be updated with the new value in the second pause frame. During this period (while it is flow controlled), only flow control packets from the KSZ8851-16MLLJ are transmitted.

On the transmit side, the KSZ8851-16MLLJ has intelligent and efficient ways to determine when to invoke flow control. The flow control is based on availability of the system resources.

There are three programmable low watermark register FCLWR (0xB0), high watermark register FCHWR (0xB2) and overrun watermark register FCOWR (0xB4) for flow control in RXQ FIFO. The KSZ8851-16MLLJ will send PAUSE frame when the RXQ buffer hit the high watermark level (default 3.072KByte available) and stop PAUSE frame when the RXQ buffer hit the low watermark level (default 5.12KByte available). The KSZ8851-16MLLJ will drop packet when the RXQ buffer hit the overrun watermark level (default 256-Byte available).

The KSZ8851-16MLLJ issues a flow control frame (Xoff, or transmitter off), containing the maximum pause time defined in IEEE standard 802.3x. Once the resource is freed up, the KSZ8851-16MLLJ sends out the another flow control frame (Xon, or transmitter on) with zero pause time to turn off the flow control (turn on transmission to the port). A hysteresis feature is provided to prevent the flow control mechanism from being constantly activated and deactivated.

Half-Duplex Backpressure

A half-duplex backpressure option (non-IEEE 802.3 standards) is also provided. The activation and deactivation conditions are the same as in full-duplex mode. If backpressure is required, the KSZ8851-16MLLJ sends preambles to defer the other stations' transmission (carrier sense deference).

To avoid jabber and excessive deference (as defined in the 802.3 standard), after a certain time, the KSZ8851-16MLLJ discontinues the carrier sense and then raises it again quickly. This short silent time (no carrier sense) prevents other stations from sending out packets thus keeping other stations in a carrier sense deferred state. If the port has packets to send during a backpressure situation, the carrier sense type backpressure is interrupted and those packets are transmitted instead. If there are no additional packets to send, carrier sense type backpressure is reactivated again until chip resources free up. If a collision occurs, the binary exponential back-off algorithm is skipped and carrier sense is generated immediately, thus reducing the chance of further collision and carrier sense is maintained to prevent packet reception.

Address Filtering Function

The KSZ8851-16MLLJ supports 11 different address filtering schemes as shown in the following Table 3. The Ethernet destination address (DA) field inside the packet is the first 6-byte field which uses to compare with either the host MAC address registers (0x10 – 0x15) or the MAC address hash table registers (0xA0 – 0xA7) for address filtering operation. The first bit (bit 40) of the destination address (DA) in the Ethernet packet decides whether this is a physical address if bit 40 is “0” or a multicast address if bit 40 is “1”.

Item	Receive Control Register (0x74 – 0x75): RXCR1					Description
	Address Filtering Mode	RX ALL (Bit 4)	RX Inverse (Bit 1)	RX Physical Address	RX Multicast Address	
1	Perfect	0	0	1	1	All Rx frames are passed only if the DA exactly matches the MAC address in MARL, MARM and MARH registers.
2	Inverse perfect	0	1	1	1	All Rx frames are passed if the DA is not matching the MAC address in MARL, MARM and MARH registers.
3	Hash only	0	0	0	0	All Rx frames with either multicast or physical destination address are filtering against the MAC address hash table.
4	Inverse hash only	0	1	0	0	All Rx frames with either multicast or physical destination address are filtering not against the MAC address hash table. All Rx frames which are filtering out at item 3 (Hash only) only are passed in this mode.
5	Hash perfect (Default)	0	0	1	0	All Rx frames are passed with Physical address (DA) matching the MAC address and to enable receive multicast frames that pass the hash table when Multicast address is matching the MAC address hash table.
6	Inverse hash perfect	0	1	1	0	All Rx frames which are filtering out at item 5 (Hash perfect) only are passed in this mode.
7	Promiscuous	1	1	0	0	All Rx frames are passed without any conditions.
8	Hash only with Multicast address passed	1	0	0	0	All Rx frames are passed with Physical address (DA) matching the MAC address hash table and with Multicast address without any conditions.
9	Perfect with Multicast address passed	1	0	1	1	All Rx frames are passed with Physical address (DA) matching the MAC address and with Multicast address without any conditions.
10	Hash only with Physical address passed	1	0	1	0	All Rx frames are passed with Multicast address matching the MAC address hash table and with Physical address without any conditions.
11	Perfect with Physical address passed	1	0	0	1	All Rx frames are passed with Multicast address matching the MAC address and with Physical address without any conditions.

Notes:

1. Bit 0 (RX Enable), Bit 5 (RX Unicast Enable) and Bit 6 (RX Multicast Enable) must set to 1 in RXCR1 register.
2. The KSZ8851-16MLLJ will discard frame with SA same as the MAC address if bit[0] is set in RXCR2 register.

Table 3. Address Filtering Scheme**Clock Generator**

The X1 and X2 pins are connected to a 25MHz crystal. X1 can also serve as the connector to a 3.3V, 25MHz oscillator (as described in the pin description).