



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





KSZ8852HLE

Two-Port 10/100 Mb/s Ethernet Switch with 8 or 16-Bit Host Interface

Revision 1.1

General Description

The KSZ8852 product line consists of industrial capable Ethernet switches, providing integrated communication for a range of Industrial Ethernet and general Ethernet applications.

The KSZ8852 product enables distributed, daisy-chained topologies preferred for industrial Ethernet networks. Conventional centralized (i.e., star-wired) topologies are also supported for fault tolerant arrangements.

A flexible 8 or 16-bit general bus interface is provided for interfacing to an external host processor.


The wire-speed, store-and-forward switching fabric provides a full complement of QoS and congestion control features optimized for real-time Ethernet.

The KSZ8852 product is built upon Micrel's industry-leading Ethernet technology, with features designed to offload host processing and streamline your overall design:

- Wire-speed Ethernet switching fabric with extensive filtering
- Two integrated 10/100BASE-TX PHY transceivers, featuring the industry's lowest power consumption
- Full-featured QoS support
- Flexible management options that support common standard interfaces

A robust assortment of power management features including energy-efficient Ethernet (EEE) have been designed in to satisfy energy-efficient environments.

Datasheets and support documentation are available on Micrel's web site at: www.micrel.com.



KSZ8852 Top Level Architecture


LinkMD is a registered trademark of Micrel, Inc.

ETHERSYNCH is a trademark of Micrel, Inc.

Magic Packet is a registered trademark of Advanced Micro Devices, Inc.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • <http://www.micrel.com>

Functional Diagram



KSZ8852HLE Functional Diagram

Features

Management Capabilities

- The KSZ8852 includes all the functions of a 10/100BASE-T/TX switch system which combines a switch engine, frame buffer management, address look-up table, queue management, MIB counters, media access controllers (MAC) and PHY transceivers
- Non-blocking store-and-forward switch fabric assures fast packet delivery by utilizing 1024 entry forwarding table
- Port mirroring/monitoring/sniffing: ingress and/or egress traffic to any port
- MIB counters for fully compliant statistics gathering – 34 counters per port
- Loopback modes for remote failure diagnostics
- Rapid spanning tree protocol support (RSTP) for topology management and ring/linear recovery

Robust PHY Ports

- Two integrated IEEE 802.3 / 802.3u compliant Ethernet transceivers supporting 10BASE-T and 100BASE-TX
- On-chip termination resistors and internal biasing for differential pairs to reduce power
- HP Auto MDI/MDI-X™ crossover support eliminating the need to differentiate between straight or crossover cables in applications

MAC Ports

- Three internal media access control (MAC) units
- 2Kbyte Jumbo packet support
- Tail tagging mode (one byte added before FCS) support at Port 3 to inform the processor which ingress port receives the packet and its priority
- Programmable MAC addresses for Port 1 and Port 2 and self-address filtering support
- MAC filtering function to filter or forward unknown unicast packets

Advanced Switch Capabilities

- Non-blocking store-and-forward switch fabric assures fast packet delivery by utilizing 1024 entry forwarding table
- IEEE 802.1Q VLAN for up to 16 groups with a full range of VLAN IDs
- IEEE 802.1p/Q tag insertion or removal on a per-port basis (egress) and support double-tagging
- VLAN ID tag/untag options on per port basis
- Fully compliant with IEEE 802.3 / 802.3u standards
- IEEE 802.3x full-duplex with force mode option and half-duplex backpressure collision flow control
- IEEE 802.1w rapid spanning tree protocol support
- IGMP v1/v2/v3 snooping for multicast packet filtering
- QoS/CoS packets prioritization support: 802.1p, DiffServ-based and re-mapping of 802.1p priority field per port basis on four priority levels
- IPv4/IPv6 QoS support
- IPv6 multicast listener discovery (MLD) snooping support
- Programmable rate limiting at the ingress and egress ports
- Broadcast storm protection
- 1K entry forwarding table with 32K frame buffer
- 4 priority queues with dynamic packet mapping for IEEE 802.1P, IPv4 TOS (DIFFSERV), IPv6 Traffic Class, etc.
- Source address filtering for implementing ring topologies

Comprehensive Configuration Registers Access

- Complete register access via the parallel Host Interface
- Facility to load MAC Address from EEPROM at power up and reset time
- I/O Pin Strapping facility to set certain register bits from I/O pins at reset time
- Control registers configurable on-the-fly

Host Interface

- Selectable 8- or 16-bit wide interface
- Supports Big- and Little-endian processors
- Indirect data bus for data, address and byte enable to access any I/O registers and RX/TX FIFO buffers
- Large internal memory with 12KByte for RX FIFO and 6Kbytes for TX FIFO.
- Programmable low, high and overrun water marks for flow control in RX FIFO
- Efficient architecture design with configurable host interrupt schemes to minimize host CPU overhead and utilization
- Queue management unit (QMU) supervises data transfers across this interface

Power and Power Management

- Single 3.3V power supply with optional VDD I/O for 1.8V, 2.5V or 3.3V
- Integrated low-voltage (~1.3V) low-noise regulator (LDO) output for digital and analog core power
- Supports IEEE P802.3az™ Energy Efficient Ethernet (EEE) to reduce power consumption in transceivers in LPI state
- Full-chip hardware or software power down (all registers value are not saved and strap-in value will re-strap after release the power down)
- Energy detect power down (EDPD), which disables the PHY transceiver when cables are removed
- Wake On LAN supported with configurable packet control
- Dynamic clock tree control to reduce clocking in areas not in use
- Power consumption less than 0.5W

Additional Features

- Single 25MHz +50ppm reference clock requirement
- Comprehensive programmable two LED indicators support for link, activity, full/half duplex and 10/100 speed

Packaging

- Commercial Temperature Range: 0°C to +70°C and Extended Industrial Temperature Ranges: -40°C to +105°C and -40°C to +115°C
- 64-pin (10mm × 10mm) lead free (ROHS) LQFP package with heat exposed ground paddle for low thermal resistance
- 0.11µm technology for lower power consumption

Target Applications

- General and Industrial Ethernet applications
- Wireless LAN Access Point and Gateway
- Set top / Game box
- Test and measurement equipment
- Automotive

Ordering Information

Part Number	Temperature Range	Package	Lead Finish	Description
KSZ8852HLECA ⁽¹⁾	0°C to +70°C	64-Pin 10mm×10mm LQFP with exposed pad	Sn	Commercial Temperature Range Switch
KSZ8852HLEWA	-40°C to +105°C	64-Pin 10mm×10mm LQFP with exposed pad	Sn	Extended (105°C) Industrial Temperature Range Switch
KSZ8852HLEYA	-40°C to +115°C	64-Pin 10mm×10mm LQFP with exposed pad	Sn	Extended (115°C) Industrial Temperature Range Switch
KSZ8852HLE-EVAL	KSZ8852 Evaluation Board			

Note:

1. Contact Micrel for availability.

Revision History

Revision	Date	Summary of Changes
1.0	11/21/13	Initial Draft
1.1	8/31/15	Cleanup: part number on first page; remove table from last page.

Contents

General Description	1
Functional Diagram	2
Features	3
Management Capabilities	3
Robust PHY Ports	3
MAC Ports	3
Advanced Switch Capabilities	3
Comprehensive Configuration Registers Access	3
Host Interface	3
Power and Power Management	4
Additional Features	4
Packaging	4
Target Applications	4
Ordering Information	5
Revision History	5
Contents	6
List of Figures	13
List of Tables	14
Acronyms	15
Pin Configuration	17
Pin Description	18
Strapping Options	23
Functional Description	24
Direction Terminology	24
Physical (PHY) Block	25
100BASE-TX Transmit	25
100BASE-TX Receive	25
Scrambler/De-Scrambler (100BASE-TX Only)	25
PLL Clock Synthesizer (Recovery)	25
10BASE-T Receive	25
MDI/MDI-X Auto Crossover	26
Straight Cable	26
Crossover Cable	27
Auto Negotiation	28
LinkMD [®] Cable Diagnostics	29
Access	29
Usage	29
On-Chip Termination Resistors	29
Loopback Support	30
Far-End Loopback	30
Near-End (Remote) Loopback	30
Media Access Controller (MAC) Block	31
Mac Operation	31
Address Lookup	31
Learning	31
Migration	31
Aging	31
Forwarding	31
Inter Packet Gap (IPG)	34
Back-Off Algorithm	34
Late Collision	34
Legal Packet Size	34
Flow Control	34
Half-Duplex Backpressure	34
Broadcast Storm Protection	35
Port Individual MAC Address and Source Port Filtering	35

Address Filtering Function.....	35
Switch Block.....	37
Switching Engine.....	37
Spanning Tree Support.....	37
Rapid Spanning Tree Support.....	38
Discarding State.....	38
Learning State.....	38
Forwarding State.....	38
Tail Tagging Mode.....	38
IGMP Support.....	39
“IGMP” Snooping.....	39
“Multicast Address Insertion” in the Static MAC Table.....	39
IPv6 MLD Snooping.....	39
Port Mirroring Support.....	40
“Receive Only” Mirror-on-a-Port.....	40
“Transmit Only” Mirror-on-a-Port.....	40
“Receive and Transmit” Mirror-on-Two-Ports.....	40
IEEE 802.1Q VLAN Support.....	40
QoS Priority Support.....	41
Port-Based Priority.....	41
802.1p-Based Priority.....	41
802.1p Priority Field Re-mapping.....	42
DiffServ-Based Priority.....	42
Rate-Limiting Support.....	42
MAC Address Filtering Function.....	42
Queue Management Unit (QMU).....	43
Transmit Queue (TXQ) Frame Format.....	43
Frame Transmitting Path Operation in TXQ.....	44
Driver Routine for Transmitting Packets from Host Processor to KSZ8852.....	45
Receive Queue (RXQ) Frame Format.....	46
Frame Receiving Path Operation in RXQ.....	46
Driver Routine for Receiving Packets from the KSZ8852 to the Host Processor.....	47
Device Clocks.....	48
Power.....	49
Internal Low Voltage LDO Regulator.....	50
Power Management.....	51
Normal Operation Mode.....	51
Energy Detect Mode.....	51
Global Soft Power-Down Mode.....	52
Energy-Efficient Ethernet (EEE).....	52
Wake-On-LAN.....	53
Detection of Energy.....	53
Detection of Linkup.....	53
Wake-Up Packet.....	53
Magic Packet™.....	53
Interrupt Generation on Power Management Related Events.....	54
To Generate an Interrupt on the PME Signal Pin.....	54
To Generate an Interrupt on the INTRN Signal Pin.....	54
Interfaces.....	55
Bus Interface Unit (BIU) / Host Interface.....	55
Supported Transfers.....	55
Physical Data Bus Size.....	55
Little and Big Endian Support.....	56
Asynchronous Interface.....	56
BIU Summary.....	57
Serial EEPROM Interface.....	58
Device Registers.....	59

Register Map of CPU Accessible I/O Registers.....	61
I/O Registers.....	61
Internal I/O Register Space Mapping for Switch Control and Configuration (0x000 - 0x0FF).....	61
Internal I/O Register Space Mapping for Host Interface Unit (0x100 - 0x16F).....	67
Internal I/O Register Space Mapping for the QMU (0x170 - 0x1FF).....	69
Special Control Registers (0x700 - 0x7FF).....	71
Register Bit Definitions.....	72
Internal I/O Register Mapping for Switch Control and Configuration (0x000 - 0x0FF).....	72
Chip ID and Enable Register (0x00 - 0x001): CIDER.....	72
Switch Global Control Register 1 (0x002 - 0x003): SGCR1.....	72
Switch Global Control Register 2 (0x004 - 0x005): SGCR2.....	74
Switch Global Control Register 3 (0x006 - 0x007): SGCR3.....	75
0x008 - 0x00B: Reserved.....	75
Switch Global Control Register 6 (0x00C - 0x00D): SGCR6.....	76
Switch Global Control Register 7 (0x00E - 0x00F): SGCR7.....	77
MAC Address Register 1 (0x010 - 0x011): MACAR1.....	78
MAC Address Register 2 (0x012 - 0x013): MACAR2.....	78
MAC Address Register 3 (0x014 - 0x015): MACAR3.....	78
Type-of-Service (TOS) Priority Control Registers.....	79
TOS Priority Control Register 1 (0x016 - 0x017): TOSR1.....	79
TOS Priority Control Register 2 (0x018 - 0x019): TOSR2.....	80
TOS Priority Control Register 3 (0x01A - 0x01B): TOSR3.....	81
TOS Priority Control Register 4 (0x01C - 0x01D): TOSR4.....	81
TOS Priority Control Register 5 (0x01E - 0x01F): TOSR5.....	82
TOS Priority Control Register 6 (0x020 - 0x021): TOSR6.....	83
TOS Priority Control Register 7 (0x022 - 0x023): TOSR7.....	83
TOS Priority Control Register 8 (0x024 - 0x025): TOSR8.....	84
Indirect Access Data Registers.....	85
Indirect Access Data Register 1 (0x026 - 0x027): IADR1.....	85
Indirect Access Data Register 2 (0x028 - 0x029): IADR2.....	85
Indirect Access Data Register 3 (0x02A - 0x02B): IADR3.....	85
Indirect Access Data Register 4 (0x02C - 0x02D): IADR4.....	85
Indirect Access Data Register 5 (0x02E - 0x02F): IADR5.....	86
Indirect Access Control Register (0x030 - 0x031): IACR.....	86
Power Management Control and Wake-Up Event Status.....	87
Power Management Control and Wake-Up Event Status (0x032 - 0x033): PMCTRL.....	87
Power Management Event Enable Register (0x034 - 0x035): PMEE.....	88
Go Sleep Time and Clock Tree Power-Down Control Registers.....	89
Go Sleep Time Register (0x036 - 0x037): GST.....	89
Clock Tree Power-Down Control Register (0x038 - 0x039): CTPDC.....	89
0x03A - 0x04B: Reserved.....	89
PHY and MII Basic Control Registers.....	90
PHY 1 and MII Basic Control Register (0x04C - 0x04D): P1MBCR.....	90
PHY 1 and MII Basic Status Register (0x04E - 0x04F): P1MBSR.....	91
PHY 1 PHYID Low Register (0x050 - 0x051): PHY1ILR.....	92
PHY 1 PHYID High Register (0x052 - 0x053): PHY1IHR.....	92
PHY 1 Auto-Negotiation Advertisement Register (0x054 - 0x055): P1ANAR.....	93
PHY 1 Auto-Negotiation Link Partner Ability Register (0x056 - 0x057): P1ANLPR.....	94
PHY 2 and MII Basic Control Register (0x058 - 0x059): P2MBCR.....	94
PHY 2 and MII Basic Status Register (0x05A - 0x05B): P2MBSR.....	96
PHY2 PHYID Low Register (0x05C - 0x05D): PHY2ILR.....	97
PHY 2 PHYID High Register (0x05E - 0x05F): PHY2IHR.....	97
PHY 2 Auto-Negotiation Advertisement Register (0x060 - 0x061): P2ANAR.....	97
PHY 2 Auto-Negotiation Link Partner Ability Register (0x062 - 0x063): P2ANLPR.....	98
0x064 - 0x065: Reserved.....	98
PHY1 Special Control and Status Register (0x066 - 0x067): P1PHYCTRL.....	98
0x068 - 0x069: Reserved.....	98

PHY2 Special Control and Status Register (0x06A - 0x06B): P2PHYCTRL	99
Port 1 Control Registers	100
Port 1 Control Register 1 (0x06C - 0x06D): P1CR1	100
Port 1 Control Register 2 (0x06E - 0x06F): P1CR2	102
Port 1 VID Control Register (0x070 - 0x071): P1VIDCR	103
Port 1 Control Register 3 (0x072 - 0x073): P1CR3	103
Port 1 Ingress Rate Control Register 0 (0x074 - 0x075): P1IRCR0	104
Port 1 Ingress Rate Control Register 1 (0x076 - 0x077): P1IRCR1	105
Port 1 Egress Rate Control Register 0 (0x078 - 0x079): P1ERCR0	105
Port 1 Egress Rate Control Register 1 (0x07A - 0x07B): P1ERCR1	105
Port 1 PHY Special Control/Status, LinkMD (0x07C - 0x07D): P1SCSLMD	106
Port 1 Control Register 4 (0x07E - 0x07F): P1CR4	107
Port 1 Status Register (0x080 - 0x081): P1SR	108
0x082 - 0x083: Reserved	109
Port 2 Control Registers	110
Port 2 Control Register 1 (0x084 - 0x085): P2CR1	110
Port 2 Control Register 2 (0x086 - 0x087): P2CR2	112
Port 2 VID Control Register (0x088 - 0x089): P2VIDCR	113
Port 2 Control Register 3 (0x08A-0x08B): P2CR3	113
Port 2 Ingress Rate Control Register 0 (0x08C - 0x08D): P2IRCR0	114
Port 2 Ingress Rate Control Register 1 (0x08E - 0x08F): P2IRCR1	114
Port 2 Egress Rate Control Register 0 (0x090 - 0x091): P2ERCR0	115
Port 2 Egress Rate Control Register 1 (0x092 - 0x093): P2ERCR1	115
Port 2 PHY Special Control/Status, LinkMD (0x094 - 0x095): P2SCSLMD	116
Port 2 Control Register 4 (0x096 - 0x097): P2CR4	117
Port 2 Status Register (0x098 - 0x099): P2SR	119
0x09A - 0x09B: Reserved	120
Port 3 Control Registers	121
Port 3 Control Register 1 (0x09C - 0x09D): P3CR1	121
Port 3 Control Register 2 (0x09E - 0x09F): P3CR2	122
Port 3 VID Control Register (0x0A0 - 0x0A1): P3VIDCR	123
Port 3 Control Register 3 (0x0A2 - 0x0A3): P3CR3	123
Port 3 Ingress Rate Control Register 0 (0x0A4 - 0x0A5): P3IRCR0	124
Port 3 Ingress Rate Control Register 1 (0x0A6 - 0x0A7): P3IRCR1	124
Port 3 Egress Rate Control Register 0 (0x0A8 - 0x0A9): P3ERCR0	124
Port 3 Egress Rate Control Register 1 (0x0AA - 0x0AB): P3ERCR1	125
Switch Global Control Registers	126
Switch Global Control Register 8 (0x0AC - 0x0AD): SGCR8	126
Switch Global Control Register 9 (0x0AE - 0x0AF): SGCR9	127
Source Address Filtering Registers	128
Source Address Filtering MAC Address 1 Register Low (0x0B0 - 0x0B1): SAFMACA1L	128
Source Address Filtering MAC Address 1 Register Middle (0x0B2 - 0x0B3): SAFMACA1M	128
Source Address Filtering MAC Address 1 Register High (0x0B4 - 0x0B5): SAFMACA1H	128
Source Address Filtering MAC Address 2 Register Low (0x0B6 - 0x0B7): SAFMACA2L	128
Source Address Filtering MAC Address 2 Register Middle (0x0B8 - 0x0B9): SAFMACA2M	128
Source Address Filtering MAC Address 2 Register High (0x0BA - 0x0BB): SAFMACA2H	128
0x0BC - 0x0C7: Reserved	128
TXQ Rate Control Registers	129
Port 1 TXQ Rate Control Register 1 (0x0C8 - 0x0C9): P1TXQRCR1	129
Port 1 TXQ Rate Control Register 2 (0x0CA - 0x0CB): P1TXQRCR2	129
Port 2 TXQ Rate Control Register 1 (0x0CC - 0x0CD): P2TXQRCR1	130
Port 2 TXQ Rate Control Register 2 (0x0CE - 0x0CF): P2TXQRCR2	130
Port 3 TXQ Rate Control Register 1 (0x0D0 - 0x0D1): P3TXQRCR1	131
Port 3 TXQ Rate Control Register 2 (0x0D2 - 0x0D3): P3TXQRCR2	131
0x0D4 - 0x0DB: Reserved	131
Auto-Negotiation Next Page Registers	132
Port 1 Auto-Negotiation Next Page Transmit Register (0x0DC - 0x0DD): P1ANPT	132

Port 1 Auto-Negotiation Link Partner Received Next Page Register (0x0DE - 0x0DF): P1ALPRNP	133
EEE and Link Partner Advertisement Registers	134
Port 1 EEE and Link Partner Advertisement Register (0x0E0 - 0x0E1): P1EEEA.....	134
Port 1 EEE Wake Error Count Register (0x0E2 - 0x0E3): P1EEEWEC	135
Port 1 EEE Control/Status and Auto-Negotiation Expansion Register (0x0E4 - 0x0E5): P1EEECS.....	135
Port 1 LPI Recovery Time Counter Register (0x0E6): P1LPIRTC	137
Buffer Load to LPI Control 1 Register (0x0E7): BL2LPIC1	137
Port 2 Auto-Negotiation Next Page Transmit Register (0x0E8 - 0x0E9): P2ANPT	137
Port 2 Auto-Negotiation Link Partner Received Next Page Register (0x0EA - 0x0EB): P2ALPRNP	138
Port 2 EEE and Link Partner Advertisement Register (0x0EC - 0x0ED): P2EEEA	138
Port 2 EEE Wake Error Count Register (0x0EE - 0x0EF): P2EEEWEC.....	139
Port 2 EEE Control/Status and Auto-Negotiation Expansion Register (0x0F0 - 0x0F1): P2EEECS.....	140
Port 2 LPI Recovery Time Counter Register (0x0F2): P2LPIRTC	141
PCS EEE Control Register (0x0F3): PCSEEEC	142
Empty TXQ to LPI Wait Time Control Register (0x0F4 - 0x0F5): ETLWTC.....	142
Buffer Load to LPI Control 2 Register (0x0F6 - 0x0F7): BL2LPIC2	142
0x0F8 - 0x0FF: Reserved.....	142
Internal I/O Register Space Mapping for Interrupts, BIU, and Global Reset (0x100 - 0x1FF).....	143
0x100 - 0x107: Reserved	143
Chip Configuration Register (0x108 - 0x109): CCR	143
0x10A - 0x10F: Reserved.....	143
Host MAC Address Registers: MARL, MARM and MARH	144
Host MAC Address Register Low (0x110 - 0x111): MARL	144
Host MAC Address Register Middle (0x112 - 0x113): MARM	144
Host MAC Address Register High (0x114 - 0x115): MARH.....	144
0x116 - 0x121: Reserved	144
EEPROM Control Register (0x122 - 0x123): EEPCR	145
Memory BIST Info Register (0x124 - 0x125): MBIR.....	145
Global Reset Register (0x126 - 0x127): GRR	146
0x128 - 0x129: Reserved	146
Wake-Up Frame Control Register (0x12A - 0x12B): WFCR	147
0x12C - 0x12F: Reserved.....	147
Wake-Up Frame 0 CRC0 Register (0x130 - 0x131): WF0CRC0	147
Wake-Up Frame 0 CRC1 Register (0x132- 0x133): WF0CRC1	148
Wake-Up Frame 0 Byte Mask 0 Register (0x134 - 0x135): WF0BM0	148
Wake-Up Frame 0 Byte Mask 1 Register (0x136 - 0x137): WF0BM1	148
Wake-Up Frame 0 Byte Mask 2 Register (0x138 - 0x139): WF0BM2	148
Wake-Up Frame 0 Byte Mask 3 Register (0x13A - 0x13B): WF0BM3.....	148
0x13C - 0x13F: Reserved.....	148
Wake-Up Frame 1 CRC0 Register (0x140 - 0x141): WF1CRC0	149
Wake-Up Frame 1 CRC1 Register (0x142 - 0x143): WF1CRC1	149
Wake-Up Frame 1 Byte Mask 0 Register (0x144 - 0x145): WF1BM0.....	149
Wake-Up Frame 1 Byte Mask 1 Register (0x146 - 0x147): WF1BM1.....	149
Wake-Up Frame 1 Byte Mask 2 Register (0x148 - 0x149): WF1BM2.....	150
Wake-Up Frame 1 Byte Mask 3 Register (0x14A - 0x14B): WF1BM3.....	150
0x14C - 0x14F: Reserved.....	150
Wake-Up Frame 2 CRC0 Register (0x150 - 0x151): WF2CRC0	150
Wake-Up Frame 2 CRC1 Register (0x152 - 0x153): WF2CRC1	150
Wake-Up Frame 2 Byte Mask 0 Register (0x154 - 0x155): WF2BM0.....	150
Wake-Up Frame 2 Byte Mask 1 Register (0x156 - 0x157): WF2BM1.....	151
Wake-Up Frame 2 Byte Mask 2 Register (0x158 - 0x159): WF2BM2.....	151
Wake-Up Frame 2 Byte Mask 3 Register (0x15A - 0x15B): WF2BM3.....	151
0x15C - 0x15F: Reserved.....	151
Wake-Up Frame 3 CRC0 Register (0x160 - 0x161): WF3CRC0	152
Wake-Up Frame 3 CRC1 Register (0x162 - 0x163): WF3CRC1	152
Wake-Up Frame 3 Byte Mask 0 Register (0x164 - 0x165): WF3BM0.....	152
Wake-Up Frame 3 Byte Mask 1 Register (0x166 - 0x167): WF3BM1.....	152

Wake-Up Frame 3 Byte Mask 2 Register (0x168 – 0x169): WF3BM2.....	152
Wake-Up Frame 3 Byte Mask 3 Register (0x16A - 0x16B): WF3BM3.....	153
0x16C – 0x16F: Reserved.....	153
Internal I/O Register Space Mapping for the Queue Management Unit (QMU) (0x170 - 0x1FF)	154
Transmit Control Register (0x170 - 0x171): TXCR	154
Transmit Status Register (0x172 - 0x173): TXSR.....	155
Receive Control Register 1 (0x174 - 0x175): RXCR1	155
Receive Control Register 2 (0x176 - 0x177): RXCR2.....	156
TXQ Memory Information Register (0x178 - 0x179): TXMIR.....	157
0x17A - 0x17B: Reserved.....	157
Receive Frame Header Status Register (0x17C - 0x17D): RXFHSR	157
Receive Frame Header Byte Count Register (0x17E - 0x17F): RXFHBCR	158
TXQ Command Register (0x180 - 0x181): TXQCR	159
RXQ Command Register (0x182 - 0x183): RXQCR	159
TX Frame Data Pointer Register (0x184 - 0x185): TXFDPR	160
RX Frame Data Pointer Register (0x186 - 0x187): RXFDPR	161
0x188 - 0x18B: Reserved.....	161
RX Duration Timer Threshold Register (0x18C - 0x18D): RXDTTR.....	161
RX Data Byte Count Threshold Register (0x18E - 0x18F): RXDBCTR	161
Internal I/O Register Space Mapping for Interrupt Registers (0x190 - 0x193)	162
Interrupt Enable Register (0x190 - 0x191): IER	162
Interrupt Status Register (0x192– 0x193): ISR	163
0x194 - 0x19B: Reserved.....	164
Internal I/O Register Space Mapping for the Queue Management Unit (QMU) (0x19C - 0x1B9).....	165
RX Frame Count and Threshold Register (0x19C -0x19D): RXFCTR.....	165
TX Next Total Frames Size Register (0x19E - 0x19F): TXNTFSR	165
MAC Address Hash Table Register 0 (0x1A0 - 0x1A1): MAHTR0	165
Multicast Table Register 0	165
MAC Address Hash Table Register 1 (0x1A2 - 0x1A3): MAHTR1	166
Multicast Table Register 1	166
MAC Address Hash Table Register 2 (0x1A4 - 0x1A5): MAHTR2	166
Multicast Table Register 2	166
MAC Address Hash Table Register 3 (0x1A6 - 0x1A7): MAHTR3	166
Multicast Table Register 3	166
0x1A8 - 0x1AF: Reserved	166
Flow Control Low Water Mark Register (0x1B0 - 0x1B1): FCLWR.....	166
Flow Control High Water Mark Register (0x1B2 - 0x1B3): FCHWR	167
Flow Control Overrun Water Mark Register (0x1B4 - 0x1B5): FCOWR	167
0x1B6 - 0x1B7: Reserved RX Frame Count Register (0x1B8 - 0x1B9): RXFC.....	167
0x1BA - 0x747: Reserved.....	168
Analog Control 1 Register (0x748 - 0x749): ANA_CNTRL_1	168
0x74A - 0x74B: Reserved.....	168
Analog Control 3 Register (0x74C - 0x74D): ANA_CNTRL_3	168
0x74E - 0x7FF: Reserved.....	168
Management Information Base (MIB) Counters	169
MIB Counter Examples:.....	171
Additional MIB Information	171
Static MAC Address Table.....	172
Static MAC Table Lookup Examples:.....	173
Dynamic MAC Address Table.....	174
Dynamic MAC Address Lookup Example:	174
VLAN Table.....	175
VLAN Table Lookup Examples:.....	175
Absolute Maximum Ratings ⁽²⁾	176
Operating Ratings ⁽³⁾	176
Electrical Characteristics ⁽⁵⁾	176
Timing Specifications	181

Host Interface Read / Write Timing	181
Auto-Negotiation Timing	182
Serial EEPROM Interface Timing	183
Reset Timing and Power Sequencing.....	184
Reset Circuit Guidelines.....	185
Reference Circuits – LED Strap-In Pins.....	186
Reference Clock – Connection and Selection	187
Selection of Reference Crystal.....	187
Selection of Isolation Transformers.....	188
Package Information ⁽¹¹⁾ and Recommended Landing Pattern.....	189

List of Figures

Figure 1. Typical Straight Cable Connection	26
Figure 2. Typical Crossover Cable Connection	27
Figure 3. Auto-Negotiation and Parallel Operation	28
Figure 4. Near-End and Far-End Loopback.....	30
Figure 5. Destination Address Lookup Flow Chart in Stage One	32
Figure 6. Destination Address Resolution Flow Chart in Stage Two	33
Figure 7. Tail Tag Frame Format	38
Figure 8. 802.1p Priority Field Format	41
Figure 9. Host TX Single Frame in Manual Enqueue Flow Diagram	45
Figure 10. Host RX Single or Multiple Frames in Auto-Dequeue Flow Diagram	47
Figure 11. Recommended Low-Voltage Power Connection using an External Low-Voltage-Regulator.....	49
Figure 12. Recommended Low-Voltage Power Connections using the Internal Low-Voltage Regulator	50
Figure 13. Traffic Activity and EEE	52
Figure 14. KSZ8852 8-Bit and 16-Bit Data Bus Connections	57
Figure 15. Interface and Register Mapping.....	59
Figure 16. Host Interface Read/Write Timing.....	181
Figure 17. Auto-Negotiation Timing	182
Figure 18. Serial EEPROM Timing	183
Figure 19. KSZ8852 Reset and Power Sequence Timing	184
Figure 20. Sample Reset Circuit	185
Figure 21. Recommended Reset Circuit for Interfacing with a CPU/FPGA Reset Output	185
Figure 22. Typical LED Strap-In Circuit	186
Figure 23. 25MHz Crystal and Oscillator Clock Connections	187

List of Tables

Table 1. MDI/MDI-X Pin Definitions	26
Table 2. MAC Address Filtering Scheme	36
Table 3. Spanning Tree States	37
Table 4. Tail Tag Rules	39
Table 5. FID + DA Lookup in VLAN Mode	40
Table 6. FID + SA Lookup in VLAN Mode	41
Table 7. Frame Format for Transmit Queue	43
Table 8. Transmit Control Word Bit Fields	43
Table 9. Transmit Byte Count Format	44
Table 10. Register Setting for Transmit Function Block	44
Table 11. Frame Format for Receive Queue	46
Table 12. Register Settings for Receive Function Block	46
Table 13. KSZ8852 Device Clocks	48
Table 14. Voltage Options and Requirements	49
Table 15. Power Management and Internal Blocks	51
Table 16. Available Interfaces	55
Table 17. Bus Interface Unit Signal Grouping	56
Table 18. KSZ8852 Serial EEPROM Format	58
Table 19. Mapping of Functional Areas within the Address Space	60
Table 20. Ingress or Egress Data Rate Limits	104
Table 21. Format of Per-Port MIB Counters	169
Table 22. Port 1 MIB Counters - Indirect Memory Offset	170
Table 23. "All Ports Dropped Packet" MIB Counter Format	171
Table 24. "All Ports Dropped Packet" MIB Counters- Indirect Memory Offsets	171
Table 25. Static MAC Table Format (8 Entries)	172
Table 26. Dynamic MAC Address Table Format (1024 Entries)	174
Table 27. VLAN Table Format (16 Entries)	175
Table 28. Host Interface Read/Write Timing Parameters	181
Table 29. Auto-Negotiation Timing Parameters	182
Table 30. Serial EEPROM Timing Parameters	183
Table 31. Reset Timing Parameters ^(8, 9, 10)	184
Table 32. Typical Reference Crystal Characteristics	187
Table 33. Transformer Selection Criteria	188
Table 34. Qualified Single Port Magnetic	188


Acronyms

BIU	Bus Interface Unit	The host interface function that performs code conversion, buffering, and the like required for communications to and from a network.
BPDU	Bridge Protocol Data Unit	A packet containing ports, addresses, etc. to make sure data being passed through a bridged network arrives at its proper destination.
CMOS	Complementary Metal Oxide Semiconductor	A common semiconductor manufacturing technique in which positive and negative types of transistors are combined to form a current gate that in turn forms an effective means of controlling electrical current through a chip.
CRC	Cyclic Redundancy Check	A common technique for detecting data transmission errors. CRC for Ethernet is 32 bits long.
CUT-THROUGH SWITCH		A switch typically processes received packets by reading in the full packet (storing), then processing the packet to determine where it needs to go, then forwarding it. A cut-through switch simply reads in the first bit of an incoming packet and forwards the packet. Cut-through switches do not store the packet.
DA	Destination Address	The address to send packets.
DMA	Direct Memory Access	A design in which memory on a chip is controlled independently of the CPU.
EMI	Electromagnetic Interference	A naturally occurring phenomena when the electromagnetic field of one device disrupts, impedes or degrades the electromagnetic field of another device by coming into proximity with it. In computer technology, computer devices are susceptible to EMI because electromagnetic fields are a byproduct of passing electricity through a wire. Data lines that have not been properly shielded are susceptible to data corruption by EMI.
FCS	Frame Check Sequence	See CRC.
FID	Frame or Filter ID	Specifies the frame identifier. Alternately is the filter identifier.
IGMP	Internet Group Management Protocol	The protocol defined by RFC 1112 for IP multicast transmissions.
IPG	Inter-Packet Gap	A time delay between successive data packets mandated by the network standard for protocol reasons. In Ethernet, the medium has to be "silent" (i.e., no data transfer) for a short period of time before a node can consider the network idle and start to transmit. IPG is used to correct timing differences between a transmitter and receiver. During the IPG, no data is transferred, and information in the gap can be discarded or additions inserted without impact on data integrity.
ISI	Inter-Symbol Interference	The disruption of transmitted code caused by adjacent pulses affecting or interfering with each other.
ISA	Industry Standard Architecture	A bus architecture used in the IBM PC/XT and PC/AT.
JUMBO PACKET		A packet larger than the standard Ethernet packet (1500 bytes). Large packet sizes allow for more efficient use of bandwidth, lower overhead, less processing, etc.
MAC	Media Access Controller	A functional block responsible for implementing the Media Access Control layer which is a sub layer of the Data Link Layer.
MDI	Medium Dependent Interface	An Ethernet port connection that allows network hubs or switches to connect to other hubs or switches without a null-modem, or crossover, cable. MDI provides the standard interface to a particular media (copper or fiber) and is therefore "media dependent".

Acronyms (Continued)

MDI-X	Medium Dependent Interface Crossover	An Ethernet port connection that allows networked end stations (i.e., PCs or workstations) to connect to each other using a null-modem, or crossover, cable. For 10/100 full-duplex networks, an end point (such as a computer) and a switch are wired so that each transmitter connects to the far end receiver. When connecting two computers together, a cable that crosses the TX and RX is required to do this. With auto MDI-X, the PHY senses the correct TX and RX roles, eliminating any cable confusion.
MIB	Management Information Base	The MIB comprises the management portion of network devices. This can include things like monitoring traffic levels and faults (statistical), and can also change operating parameters in network nodes (static forwarding addresses).
MII	Media Independent Interface	The MII accesses PHY registers as defined in the IEEE 802.3 specification.
NIC	Network Interface Card	An expansion board inserted into a computer to allow it to be connected to a network. Most NICs are designed for a particular type of network, protocol, and media, although some can serve multiple networks.
NPVID	Non-Port VLAN ID	The port VLAN ID value is used as a VLAN reference.
NRZ	Non-Return to Zero	A type of signal data encoding whereby the signal does not return to a zero state in between bits.
PHY		A device or functional block which performs the physical layer interface function in a network.
PLL	Phase-Locked Loop	An electronic circuit that controls an oscillator so that it maintains a constant phase angle (i.e., lock) on the frequency of an input, or reference, signal. A PLL ensures that a communication signal is locked on a specific frequency and can also be used to generate, modulate, and demodulate a signal and divide a frequency.
QMU	Queue Management Unit	Manages packet traffic between MAC/PHY interface and the system host. The QMU has built-in packet memories for receive and transmit functions called TXQ (Transmit Queue) and RXQ (Receive Queue).
SA	Source Address	The address from which information has been sent.
TDR	Time Domain Reflectometry	TDR is used to pinpoint flaws and problems in underground and aerial wire, cabling, and fiber optics. They send a signal down the conductor and measure the time it takes for the whole or part of the signal to return.
VLAN	Virtual Local Area Network	A configuration of computers that acts as if all computers are connected by the same physical network but which may be located virtually anywhere.

Pin Configuration



**64-Pin LQFP
(Top View)
(Bottom paddle is GND)**

Pin Description

Pin Number	Pin Name	Type	Pin Function
1	RXM1	I/O	Port 1 physical receive (MDI) or transmit (MDIX) signal (– differential).
2	RXP1	I/O	Port 1 physical receive (MDI) or transmit (MDIX) signal (+ differential).
3	AGND	GND	Analog Ground.
4	TXM1	I/O	Port 1 physical transmit (MDI) or receive (MDIX) signal (– differential).
5	TXP1	I/O	Port 1 physical transmit (MDI) or receive (MDIX) signal (+ differential).
6	VDD_AL	P	This pin is used as an input for the low voltage analog power. Its source should have appropriate filtering with a ferrite bead and capacitors.
7	ISSET	O	Current Set Sets the physical transmit output current. Pull-down this pin with a 6.49K Ω (1%) resistor to ground.
8	AGND	GND	Analog Ground.
9	VDD_A3.3	P	3.3V analog VDD input power supply with well decoupling capacitors.
10	RXM2	I/O	Port 2 physical receive (MDI) or transmit (MDIX) signal (– differential).
11	RXP2	I/O	Port 2 physical receive (MDI) or transmit (MDIX) signal (+ differential).
12	AGND	GND	Analog Ground.
13	TXM2	I/O	Port 2 physical transmit (MDI) or receive (MDIX) signal (– differential).
14	TXP2	I/O	Port 2 physical transmit (MDI) or receive (MDIX) signal (+ differential).
15	N/U	I	This unused input should be connected to GND.
16	VDD_COL	P	This pin is used as a second input for the low voltage analog power. Its source should have appropriate filtering with a ferrite bead and capacitors.
17	PWRDN	IPU	Full Chip Power–Down Active Low (Low = power down; High or floating = normal operation). While this pin is asserted low, all I/O pins will be tri-stated. All registers will be set to their default state. While this pin is asserted, power consumption will be minimal. When the pin is de-asserted power consumption will climb to nominal and the device will be in the same state as having been reset by the reset pin (RSTN, pin 63).
18	X1	I	25MHz Crystal or Oscillator Clock Connection Pins (X1, X2) connect to a crystal or frequency oscillator source. If an oscillator is used, X1 connects to a VDD_IO voltage tolerant oscillator and X2 is a no connect. This clock requirement is ± 50 ppm.
19	X2	O	
20	DGND	GND	Digital Ground.
21	VDD_IO	P	3.3V, 2.5V or 1.8V digital VDD input power pin for IO logic and the internal Low Voltage regulator.
22	SD15/BE3	I/O (PD)	Shared Data Bus Bit[15] or BE3 This is data bit (D15) access when CMD = “0”. This is Byte Enable 3 (BE3, 4th byte enable and active high) at double-word boundary access in 16-bit bus mode when CMD = “1”. This pin must be tied to GND in 8-bit bus mode.
23	SD14/BE2	I/O (PD)	Shared Data Bus Bit [14] or BE2 This is data bit (D14) access when CMD = “0”. This is Byte Enable 2 (BE2, 3rd byte enable and active high) at double-word boundary access in 16-bit bus mode when CMD = “1”. This pin must be tied to GND in 8-bit bus mode.
24	SD13/BE1	I/O (PD)	Shared Data Bus Bit [13] or BE1 This is data bit (D13) access when CMD = “0”. This is Byte Enable 1 (BE1, 2nd byte enable and active high) at double-word boundary access in 16-bit bus mode when CMD = “1”. This pin must be tied to GND in 8-bit bus mode.

Pin Description (Continued)

Pin Number	Pin Name	Type	Pin Function
25	SD12/BE0	I/O (PD)	Shared Data Bus Bit [12] or BE0 This is data bit (D12) access when CMD = "0". This is Byte Enable 0 (BE0, 1st byte enable and active high) at double-word boundary access in 16-bit bus mode when CMD = "1". This pin must be tied to GND in 8-bit bus mode.
26	SD11	I/O (PD)	Shared Data Bus Bit [11] This is data bit (D11) access when CMD = "0". Don't care when CMD = "1". This pin must be tied to GND in 8-bit bus mode.
27	SD10/A10	I/O (PD)	Shared Data Bus bit [10] This is data bit (D10) access when CMD = "0". In 8-bit bus mode, this pin must be tied to GND. In 16-bit bus mode, this is address A10 access when CMD = "1".
28	SD9/A9	I/O (PD)	Shared Data Bus Bit [9] or A9 This is data bit (D9) access when CMD = "0". In 8-bit bus mode, this pin must be tied to GND. In 16-bit bus mode, this is address A9 access when CMD = "1".
29	DGND	GND	Digital Ground.
30	VDD_IO	P	3.3V, 2.5V or 1.8V digital VDD input power pin for IO logic and the internal low voltage regulator.
31	SD8/A8	IPU/O	Shared Data Bus Bit [8] or A8 This is data bit (D8) access when CMD = "0". In 8-bit bus mode, this pin must be tied to GND. In 16-bit bus mode, this is address A8 access when CMD = "1".
32	SD7/A7	IPD/O	Shared Data Bus Bit [7] or A7 This is data bit (D7) access when CMD = "0". In 8-bit bus mode, this is address A7 (1st write) or Don't care (2nd write) access when CMD = "1". In 16-bit bus mode, this is address A7 access when CMD = "1".
33	SD6/A6	IPU/O	Shared Data Bus Bit [6] or A6 This is data bit (D6) access when CMD = "0". In 8-bit bus mode, this is address A6 (1st write) or Don't care (2nd write) access when CMD = "1". In 16-bit bus mode, this is address A6 access when CMD = "1".
34	SD5/A5	IPU/O	Shared Data Bus Bit [5] or A5 This is data bit (D5) access when CMD = "0". In 8-bit bus mode, this is address A5 (1st write) or Don't care (2nd write) access when CMD = "1". In 16-bit bus mode, this is address A5 access when CMD = "1".
35	SD4/A4	IPD/O	Shared Data Bus Bit [4] or A4 This is data bit (D4) access when CMD = "0". In 8-bit bus mode, this is address A4 (1st write) or Don't care (2nd write) access when CMD = "1". In 16-bit bus mode, this is address A4 access when CMD = "1".
36	SD3/A3	I/O (PD)	Shared Data Bus Bit [3] or A3 This is data bit (D3) access when CMD = "0". In 8-bit bus mode, this is address A3 (1st write) or Don't care (2nd write) access when CMD = "1". In 16-bit bus mode, this is address A3 access when CMD = "1".
37	SD2/A2	I/O (PD)	Shared Data Bus Bit [2] or A2 This is data bit (D2) access when CMD = "0". In 8-bit bus mode, this is address A2 (1st write) or A10 (2nd write) access when CMD = "1". In 16-bit bus mode, this is address A2 access when CMD = "1".
38	SD1/A1/A9	I/O (PD)	Shared Data Bus Bit [1] or A1 or A9 This is data bit (D1) access when CMD = "0". In 8-bit bus mode, this is address A1 (1st write) or A9 (2nd write) access when CMD = "1". In 16-bit bus mode, this is "Don't care" when CMD = "1".

Pin Description (Continued)

Pin Number	Pin Name	Type	Pin Function
39	DGND	GND	Digital Ground.
40	VDD_L	P	This pin can be used in two ways; as the pin to input a low voltage to the device if the internal low voltage regulator is not used, or as the low voltage output if the internal low voltage regulator is used.
41	SD0/A0/A8	IPU/O	Shared Data Bus Bit [0] or A0 or A8 This is data bit (D0) access when CMD = "0". In 8-bit bus mode, this is address A0 (1st write) or A8 (2nd write) access when CMD = "1". In 16-bit bus mode, this is "Don't care" when CMD = "1".
42	CMD	IPD	Command Type This command input decides the SD[15:0] shared data bus access information. When command input is low, the access of shared data bus is for data access either SD[15:0] → DATA[15:0] in 16-bit bus mode or SD[7:0] → DATA[7:0] in 8-bit bus mode. When command input is high, in 16-bit bus mode: The access of shared data bus is for address A[10:2] access at shared data bus SD[10:2] and SD[1:0] is "don't care". Byte enable BE[3:0] at SD[15:12] and the SD[11] is "don't care". In 8-bit bus mode: It is for address A[7:0] during 1st write access at shared data bus SD[7:0] or A[10:8] during 2nd write access at shared data bus SD[2:0] (SD[7:3] is don't care).
43	INTRN	OPU	Interrupt Output This is an active low signal going to the host CPU to indicate an interrupt status bit is set. This pin needs an external 4.7KΩ pull-up resistor.
44	RDN	IPU	Read Strobe This signal is an active low signal used as the asynchronous read strobe during read access cycles by the host processor. It is recommended that it be pulled up with a 4.7KΩ resistor.
45	WRN	IPU	Write Strobe This is an asynchronous write strobe signal used during write cycles from the external host processor. It is a low active signal.
46	PME/EEPROM	IPD/O	Power Management Event This output signal indicates that a Wake On LAN event has been detected. The KSZ8852 is requesting the system to wake up from low power mode. Its assertion polarity is programmable with the default polarity to be active low. Config Mode: (EEPROM) At the end of the power up/reset period, this pin is sampled and the pull-up/pull-down value is latched. The value latched will indicate if a Serial EEPROM is present or not. See the Strapping Options section for details.
47	CSN	IPU	Chip Select This signal is the Chip Select signal that is used by the external host processor for accesses to the device. It is an active low signal.
48	N/U	O(PU)	This unused output should be unconnected.
49	N/U	O(PU)	This unused output should be unconnected.
50	DGND	GND	Digital Ground.
51	VDD_L	P	This pin can be used in two ways; as the pin to input a low voltage to the device if the internal low voltage regulator is not used, or as the low voltage output if the internal low voltage regulator is used.
52	N/U	O(PU)	This unused output should be unconnected.

Pin Description (Continued)

Pin Number	Pin Name	Type	Pin Function
63	RSTN	IPU	Reset Hardware reset pin (Active Low). This reset input is required to be low for a minimum of 10ms after supply voltages VDD_IO and 3.3V are stable.
64	N/U	I	This unused input should be connected to GND.
65 (Bottom pad)	GND	GND	Ground.

Legend:

P = Power supply.

GND = Ground.

I/O = Bi-directional.

I = Input.

O = Output.

IPD = Input with internal pull-down (58K \pm 30%).IPU = Input with internal pull-up (58K \pm 30%).OPD = Output with internal pull-down (58K \pm 30%).OPU = Output with internal pull-up (58K \pm 30%).IPU/O = Input with internal pull-up (58K \pm 30%) during power-up/reset; output pin otherwise.IPD/O = Input with internal pull-down (58K \pm 30%) during power-up/reset; output pin otherwise.I/O (PD) = Bi-directional Input/Output with internal pull-down (58K \pm 30%).I/O (PU) = Bi-directional Input/Output with internal pull-up (58K \pm 30%).

Strapping Options

Pin Number	Pin Name	Type	Pin Function During Power-up / Reset
46	PME/ EEPROM	IPD/O	EEPROM Select Pull-up = EEPROM present NC or pull-down (default) = EEPROM not present This pin value is latched into register CCR, bit [9] at the end of the Power-Up/Reset time.
59	P1LED1	IPU/O	Reserved NC or pull-up (default) = Normal Operation Pull-down = Reserved
60	P1LED0/ H816	IPU/O	8 or 16-Bit Host Interface Mode Select NC or pull-up (default) = 16-bit bus mode Pull-down = 8-bit bus mode This pin value is also latched into register CCR, bit [7:6] at the end of the Power-Up/Reset time.
62	P2LED0/ LEBE	IPU/O	Endian Mode Select for 8/16-bit Host Interface NC or pull-up (default) = Little Endian Pull-down = Big Endian This pin value is latched into register CCR, bit [10] at the end of the power-up/reset time.

Notes:

IPU/O = Input with internal pull-up (58K \pm 30%) during power-up/reset; output pin otherwise.

IPD/O = Input with internal pull-down (58K \pm 30%) during power-up/reset; output pin otherwise.

All strap-in pins are latched during power-up or reset as well as re-strap-in when hardware/software power-down and hardware reset.

Functional Description

The KSZ8852 is a highly integrated networking device that incorporates a Layer-2 switch, two 10BT/100BT physical layer transceivers (PHYs) and associated MAC units, and a bus interface unit (BIU) with one general 8/16-bit host interface.

The KSZ8852 operates in a managed mode. In managed mode, a host processor can access and control all PHY, Switch, and MAC related registers within the device via the host interface.

Physical signal transmission and reception are enhanced through the use of analog circuits in the PHY that make the design more efficient and allow for low power consumption. Both power management and Energy Efficient Ethernet (EEE) are designed to save more power while device is in idle state. Wake on LAN is implemented to allow the KSZ8852 to monitor the network for packets intended to wake up the system which is upstream from the KSZ8852.

The KSZ8852 is fully compliant to IEEE802.3u standards.

Direction Terminology

Readers should note that two different terminologies are used in this datasheet to describe the direction of data flow. In the standard terminology that is used for all switches, directions are described from the point of view of the switch core: “transmit” indicates data flow out of the KSZ8852 on any of the three ports, while “receive” indicates data flow into the KSZ8852. This terminology is used for the MIB counters.

When referencing the QMU block, which is located on port 3 between the internal MAC and the external 8/16-bit host interface, directions are reversed. They are described from the point of view of the external host processor. “Transmit” indicates data flow from the host into port 3 of the KSZ8852, while “receive” indicates data flow out of the KSZ8852 on port 3. Since both terminologies are used for port 3, it is important to note whether or not a particular section refers to the QMU.

Physical (PHY) Block

100BASE-TX Transmit

The 100BASE-TX transmit function performs parallel-to-serial conversion, 4B/5B coding, scrambling, NRZ-to-NRZI conversion, and MLT3 encoding and transmission.

The circuitry starts with a parallel-to-serial conversion, which converts the MII data from the MAC into a 125MHz serial bit stream. The data and control stream is then converted into 4B/5B coding, followed by a scrambler. The serialized data is further converted from NRZ-to-NRZI format, and then transmitted in MLT3 current output. An external 6.49k Ω (1%) resistor for the 1:1 transformer ratio sets the output current.

The output signal has a typical rise/fall time of 4ns and complies with the ANSI TP-PMD standard regarding amplitude balance, overshoot, and timing jitter. The wave-shaped 10BASE-T output driver is also incorporated into the 100BASE-TX driver.

100BASE-TX Receive

The 100BASE-TX receiver function performs adaptive equalization, DC restoration, MLT3-to-NRZI conversion, data and clock recovery, NRZI-to-NRZ conversion, de-scrambling, 4B/5B decoding, and serial-to-parallel conversion.

The receiving side starts with the equalization filter to compensate for inter-symbol interference (ISI) over the twisted pair cable. Since the amplitude loss and phase distortion is a function of the cable length, the equalizer has to adjust its characteristics to optimize performance. In this design, the variable equalizer makes an initial estimation based on comparisons of incoming signal strength against some known cable characteristics, and then tunes itself for optimization. This is an ongoing process and self-adjusts against environmental changes such as temperature variations.

Next, the equalized signal goes through a DC restoration and data conversion block. The DC restoration circuit is used to compensate for the effect of baseline wander and to improve the dynamic range. The differential data conversion circuit converts the MLT3 format back to NRZI. The slicing threshold is also adaptive.

The clock recovery circuit extracts the 125MHz clock from the edges of the NRZI signal. This recovered clock is then used to convert the NRZI signal into the NRZ format. This signal is sent through the de-scrambler followed by the 4B/5B decoder. Finally, the NRZ serial data is converted to an MII format and provided as the input data to the MAC.

Scrambler/De-Scrambler (100BASE-TX Only)

The purpose of the scrambler is to spread the power spectrum of the signal to reduce electromagnetic interference (EMI) and baseline wander.

Transmitted data is scrambled through the use of an 11-bit wide linear feedback shift register (LFSR). The scrambler generates a 2047-bit non-repetitive sequence. Then, the receiver de-scrambles the incoming data stream using the same sequence as at the transmitter.

PLL Clock Synthesizer (Recovery)

The internal PLL clock synthesizer generates 125MHz, 62.5MHz and 31.25MHz clocks for the KSZ8852 system timing. These internal clocks are generated from an external 25MHz crystal or oscillator.

10BASE-T Transmit

The 10BASE-T driver is incorporated with the 100BASE-TX driver to allow for transmission using the same magnets. They are internally wave-shaped and pre-emphasized into outputs with typical 2.3V amplitude. The harmonic contents are at least 27dB below the fundamental frequency when driven by an all-ones Manchester-encoded signal.

10BASE-T Receive

On the receive side, input buffers and level detecting squelch circuits are employed. A differential input receiver circuit and a phase-locked loop (PLL) perform the decoding function.

The Manchester-encoded data stream is separated into clock signal and NRZ data. A squelch circuit rejects signals with levels less than 400mV or with short pulse widths to prevent noise at the RXP1 or RXM1 input from falsely triggering the decoder. When the input exceeds the squelch limit, the PLL locks onto the incoming signal and the KSZ8852 decodes a data frame. The receiver clock is maintained active during idle periods in between data reception.