



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# KSZ8893FQL/FQLI

## Single-Chip 3-Port Switch with Fiber Support

Rev. 1.0

### General Description

The KSZ8893FQL, a highly integrated single-chip 3 port Fast Ethernet switch is designed for applications with fiber support such as media converter. It provides two 10/100 transceivers with patented mixed-signal low-power technology, three media access control (MAC) units, a high-speed non-blocking switch fabric, a Layer-2 managed switch and TS-1000 OAM (Operations, Administration and Management) V2 in a compact solution. Backwards compatible to the TS-1000 (2002) specification, TS-1000 V2 is an OAM sub-layer that provides communication between CO (central office) and CPE (customer premises equipment).

In fiber mode, one PHY unit can be configurable to 100Base-FX, 100Base-SX, or 10Base-FL fiber for conversion to 10Base-T and 100Base-TX copper. A fiber LED driver and post amplifier are also included for 10Base-FL and 100Base-SX applications.




In copper mode, both PHY units support 10Base-T and 100Base-TX with HP Auto MDI/MDI-X for reliable detection of and correction for straight-through and crossover cables, and LinkMD<sup>®</sup> TDR-based cable diagnostics for identification of faulty cabling.

The high performance switching engine features an extensive feature set that includes programmable rate limiting, tag/port-based VLAN, 4 priority class, RMII/MII/SNI and CPU control/data interfaces to effectively address both current and emerging Fast Ethernet applications.

The KSZ8893FQL comes in a lead-free package, and is also available in industrial temperature-grade. (see Ordering Information).

Data sheets and support documentation can be found on Micrel's web site at: [www.micrel.com](http://www.micrel.com).

### Functional Diagram



LinkMD is a registered trademark of Micrel, Inc

Product/Application names used in this datasheet are for identification purposes only and may be trademarks of their respective companies.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • <http://www.micrel.com>

## Features

### Integrated 3-Port 10/100 Ethernet Switch

- Three MACs and two PHYs fully compliant with IEEE 802.3u standard
- Non-blocking switch fabric assures fast packet delivery by utilizing an 1K MAC address lookup table and a store-and-forward architecture
- Full duplex IEEE 802.3x flow control (PAUSE) with force mode option
- Half-duplex back pressure flow control
- HP Auto MDI-X for reliable detection of and correction for straight-through and crossover cables with disable and enable option
- Micrel LinkMD<sup>®</sup> TDR-based cable diagnostics permit identification of faulty copper cabling
- 100Base-FX, 100Base-SX and 10Base-FL fiber support on port 1
- MII interface supports both MAC mode and PHY mode
- RMII interface support with external 50MHz system clock
- 7-wire serial network interface (SNI) support for legacy MAC
- Comprehensive LED Indicator support for link, activity, full/half duplex and 10/100 speed

### Fiber Support

- Integrated LED driver and post amplifier for 10Base-FL and 100Base-SX optical modules

### TTC TS-1000 OAM

- Supports OAM sub-layer which conforms to TS-1000 V2 specification from TTC (Telecommunication Technology Committee)
- Sends and receives OAM frames to Center or Terminal side
- Loop back mode to support loop back packet from Center side to Terminal side
- Far-end fault detection with disable and enable
- Link Transparency to indicate link down from link partner
- Unique User Defined Register (UDR) feature brings OAM to low cost/complexity nodes

### Comprehensive Configuration Register Access

- SMI, SPI and I<sup>2</sup>C management interfaces to all 8-bit internal registers
- MII management (MIIM) interface to PHY registers
- I/O pins strapping and EEPROM to program selective registers in unmanaged switch mode

- Control registers configurable on the fly (port-priority, 802.1p/d/q, AN...)

### QoS/CoS Packet Prioritization Support

- Per port, 802.1p and DiffServ-based
- Re-mapping of 802.1p priority field per port basis
- Four priority levels

### Advanced Switch Features

- IEEE 802.1q VLAN support for up to 16 groups (full-range of VLAN IDs)
- VLAN ID tag/untag options, per port basis
- IEEE 802.1p/q tag insertion or removal on a per port basis (egress)
- Programmable rate limiting at the ingress and egress on a per port basis
- Broadcast storm protection with % control (global and per port basis)
- IEEE 802.1d spanning tree protocol support
- Special tagging mode to inform the processor which ingress port receives the packet
- IGMP snooping (Ipv4) and MLD snooping (Ipv6) support for multicast packet filtering
- MAC filtering function to forward unknown unicast packets to specified port
- Double-tagging support

### Low Latency Support

- Repeater mode

### Switch Monitoring Features

- Port mirroring/monitoring/sniffing: ingress and/or egress traffic to any port or MII
- MIB counters for fully compliant statistics gathering, 34 MIB counters per port
- Loopback modes for remote diagnostic of failure

### Low Power Dissipation

- Full-chip hardware power-down (register configuration not saved)
- Per port based software power-save on PHY (idle link detection, register configuration preserved)
- Voltages:
  - Core 1.2V
  - I/O and Transceiver 3.3V

**Industrial Temperature Range: –40°C to +85°C**

**Available in 128-Pin PQFP, Lead-free package**

## Applications

- Media Conversion Modules:
  - 10Base-FL <=> 10Base-T
  - 100Base-SX <=> 100Base-TX
  - 100Base-FX <=> 100Base-TX
- FTTx Managed/Unmanaged Media Converters
- Fiber Broadband Gateways

## Ordering Information

Part Number	Temp. Range	Package	Lead Finish
KSZ8893FQL	0°C to 70°C	128-Pin PQFP	Pb-Free
KSZ8893FQLI	-40°C to +85°C	128-Pin PQFP	Pb-Free

**Revision History**

Revision	Date	Summary of Changes
1.0	07/05/06	Data sheet created.

## Contents

<b>Pin Configuration</b> .....	<b>12</b>
<b>Pin Description</b> .....	<b>13</b>
<b>Functional Description</b> .....	<b>22</b>
<b>Functional Overview: Media Conversion</b> .....	<b>22</b>
TS-1000 OAM Operation .....	22
OAM Frame Format .....	22
Media Converter Modes.....	24
MC Loop Back Operation.....	25
Dedicated TS-1000 Registers & Pins.....	26
10Base-FL Operation.....	27
Physical Interface .....	27
Enabling 10Base-FL Mode.....	27
100Base-SX Operation .....	27
Physical Interface.....	27
Enabling 100Base-SX Mode.....	27
<b>Functional Overview: Physical Layer Transceiver</b> .....	<b>28</b>
100Base-TX Transmit .....	28
100Base-TX Receive .....	28
PLL Clock Synthesizer.....	28
Scrambler/De-scrambler (100Base-TX Only).....	28
100Base-FX Operation .....	29
100Base-FX Signal Detection.....	29
100Base-FX Far-End Fault.....	29
10Base-T Transmit .....	29
10Base-T Receive .....	29
Fiber LED Driver .....	29
Post Amplifier .....	30
Power Management.....	30
MDI/MDI-X Auto Crossover .....	30
Straight Cable.....	30
Crossover Cable.....	31
Auto-Negotiation .....	32
LinkMD Cable Diagnostics.....	33
Access.....	33
Usage.....	33
<b>Functional Overview: MAC and Switch</b> .....	<b>34</b>
Address Lookup .....	34
Learning .....	34
Migration .....	34
Aging .....	34
Forwarding .....	34
Switching Engine .....	37
MAC Operation .....	37
Inter Packet Gap (IPG).....	37
Back-Off Algorithm.....	37
Late Collision.....	37
Illegal Frames.....	37
Full Duplex Flow Control.....	37
Half-Duplex Backpressure .....	37
Broadcast Storm Protection .....	38
MII Interface Operation .....	38
RMII Interface Operation.....	39
SNI (7-Wire) Operation .....	40

MII Management (MIIM) Interface .....	41
Serial Management Interface (SMI).....	41
Repeater Mode .....	42
<b>Advanced Switch Functions .....</b>	<b>42</b>
Spanning Tree Support.....	42
Special Tagging Mode .....	43
IGMP Support .....	44
<i>IGMP Snooping</i> .....	44
<i>Multicast Address Insertion in the Static MAC Table</i> .....	44
IPv6 MLD Snooping .....	44
Port Mirroring Support.....	44
IEEE 802.1Q VLAN Support.....	45
QoS Priority Support .....	46
Port-Based Priority .....	46
802.1p-Based Priority .....	46
DiffServ-Based Priority.....	47
Rate Limiting Support .....	47
Unicast MAC Address Filtering.....	47
Configuration Interface.....	47
<i>I<sup>2</sup>C Master Serial Bus Configuration</i> .....	47
<i>I<sup>2</sup>C Slave Serial Bus Configuration</i> .....	48
<i>SPI Slave Serial Bus Configuration</i> .....	49
Loopback Support.....	52
<i>Far-end Loopback</i> .....	52
<i>Near-end (Remote) Loopback</i> .....	53
<b>MII Management (MIIM) Registers .....</b>	<b>54</b>
PHY1 Register 0 (PHYAD = 0x1, REGAD = 0x0): MII Basic Control .....	55
PHY2 Register 0 (PHYAD = 0x2, REGAD = 0x0): MII Basic Control .....	55
PHY1 Register 1 (PHYAD = 0x1, REGAD = 0x1): MII Basic Status .....	56
PHY2 Register 1 (PHYAD = 0x2, REGAD = 0x1): MII Basic Status .....	56
PHY1 Register 2 (PHYAD = 0x1, REGAD = 0x2): PHYID High .....	56
PHY2 Register 2 (PHYAD = 0x2, REGAD = 0x2): PHYID High .....	56
PHY1 Register 3 (PHYAD = 0x1, REGAD = 0x3): PHYID Low .....	56
PHY2 Register 3 (PHYAD = 0x2, REGAD = 0x3): PHYID Low .....	56
PHY1 Register 4 (PHYAD = 0x1, REGAD = 0x4): Auto-Negotiation Advertisement Ability.....	57
PHY2 Register 4 (PHYAD = 0x2, REGAD = 0x4): Auto-Negotiation Advertisement Ability.....	57
PHY1 Register 5 (PHYAD = 0x1, REGAD = 0x5): Auto-Negotiation Link Partner Ability .....	57
PHY2 Register 5 (PHYAD = 0x2, REGAD = 0x5): Auto-Negotiation Link Partner Ability .....	57
PHY1 Register 29 (PHYAD = 0x1, REGAD = 0x1D): LinkMD Control/Status.....	58
PHY2 Register 29 (PHYAD = 0x2, REGAD = 0x1D): LinkMD Control/Status.....	58
PHY1 Register 31 (PHYAD = 0x1, REGAD = 0x1F): PHY Special Control/Status .....	58
PHY2 Register 31 (PHYAD = 0x2, REGAD = 0x1F): PHY Special Control/Status .....	58
<b>Register Map: Switch, PHY, TS-1000 Media Converter (8-bit registers).....</b>	<b>59</b>
Global Registers .....	60
<i>Register 0 (0x00): Chip ID0</i> .....	60
<i>Register 1 (0x01): Chip ID1 / Start Switch</i> .....	60
<i>Register 2 (0x02): Global Control 0</i> .....	61
<i>Register 3 (0x03): Global Control 1</i> .....	61
<i>Register 4 (0x04): Global Control 2</i> .....	62
<i>Register 5 (0x05): Global Control 3</i> .....	63
<i>Register 6 (0x06): Global Control 4</i> .....	63
<i>Register 7 (0x07): Global Control 5</i> .....	64
<i>Register 8 (0x08): Global Control 6</i> .....	64
<i>Register 9 (0x09): Global Control 7</i> .....	64
<i>Register 10 (0x0A): Global Control 8</i> .....	65

Register 11 (0x0B): Global Control 9 .....	65
Register 12 (0x0C): Global Control 10 .....	65
Register 13 (0x0D): Global Control 11 .....	66
Register 14 (0x0E): Global Control 12 .....	66
Register 15 (0x0F): Global Control 13 .....	66
Port Registers .....	67
Register 16 (0x10): Port 1 Control 0 .....	67
Register 32 (0x20): Port 2 Control 0 .....	67
Register 48 (0x30): Port 3 Control 0 .....	67
Register 17 (0x11): Port 1 Control 1 .....	68
Register 33 (0x21): Port 2 Control 1 .....	68
Register 49 (0x31): Port 3 Control 1 .....	68
Register 18 (0x12): Port 1 Control 2 .....	69
Register 34 (0x22): Port 2 Control 2 .....	69
Register 50 (0x32): Port 3 Control 2 .....	69
Register 19 (0x13): Port 1 Control 3 .....	69
Register 35 (0x23): Port 2 Control 3 .....	69
Register 51 (0x33): Port 3 Control 3 .....	69
Register 20 (0x14): Port 1 Control 4 .....	70
Register 36 (0x24): Port 2 Control 4 .....	70
Register 52 (0x34): Port 3 Control 4 .....	70
Register 21 (0x15): Port 1 Control 5 .....	70
Register 37 (0x25): Port 2 Control 5 .....	70
Register 53 (0x35): Port 3 Control 5 .....	70
Register 22 (0x16): Port 1 Control 6 .....	71
Register 38 (0x26): Port 2 Control 6 .....	71
Register 54 (0x36): Port 3 Control 6 .....	71
Register 23 (0x17): Port 1 Control 7 .....	72
Register 39 (0x27): Port 2 Control 7 .....	72
Register 55 (0x37): Port 3 Control 7 .....	72
Register 24 (0x18): Port 1 Control 8 .....	73
Register 40 (0x28): Port 2 Control 8 .....	73
Register 56 (0x38): Port 3 Control 8 .....	73
Register 25 (0x19): Port 1 Control 9 .....	74
Register 41 (0x29): Port 2 Control 9 .....	74
Register 57 (0x39): Port 3 Control 9 .....	74
Register 26 (0x1A): Port 1 PHY Special Control/Status .....	75
Register 42 (0x2A): Port 2 PHY Special Control/Status .....	75
Register 58 (0x3A): Reserved, not applied to port 3.....	75
Register 27 (0x1B): Port 1 LinkMD Result .....	75
Register 43 (0x2B): Port 2 LinkMD Result .....	75
Register 59 (0x3B): Reserved, not applied to port 3.....	75
Register 28 (0x1C): Port 1 Control 12.....	76
Register 44 (0x2C): Port 2 Control 12.....	76
Register 60 (0x3C): Reserved, not applied to port 3.....	76
Register 29 (0x1D): Port 1 Control 13.....	77
Register 45 (0x2D): Port 2 Control 13.....	77
Register 61 (0x3D): Reserved, not applied to port 3.....	77
Register 30 (0x1E): Port 1 Status 0 .....	77
Register 46 (0x2E): Port 2 Status 0 .....	77
Register 62 (0x3E): Reserved, not applied to port 3.....	77
Register 31 (0x1F): Port 1 Status 1.....	78
Register 47 (0x2F): Port 2 Status 1.....	78
Register 63 (0x3F): Port 3 Status 1.....	78
TS-1000 Media Converter Registers .....	79



Register 64 (0x40): PHY Address.....	79
Register 65 (0x41): Center Side Status .....	79
Register 66 (0x42): Center Side Command.....	80
Register 67 (0x43): PHY-SW Initialize .....	80
Register 68 (0x44): Loop Back Setup1 .....	81
Register 69 (0x45): Loop Back Setup2 .....	82
Register 70 (0x46): Loop Back Result Counter for CRC Error .....	82
Register 71 (0x47): Loop Back Result Counter for Timeout.....	82
Register 72 (0x48): Loop Back Result Counter for Good Packet .....	83
Register 73 (0x49): Additional Status (Center and Terminal side) .....	83
Register 74 (0x4A): Remote Command 1.....	83
Register 75 (0x4B): Remote Command 2.....	84
Register 76 (0x4C): Remote Command 3.....	84
Register 77 (0x4D): Valid MC Packet Transmitted Counter .....	85
Register 78 (0x4E): Valid MC Packet Received Counter.....	85
Register 79 (0x4F): Shadow of 0x58h Register .....	85
Register 80 (0x50): My Status 1 (Terminal and Center side) .....	86
Register 81 (0x51): My Status 2.....	87
Register 82 (0x52): My Vendor Info (1).....	87
Register 83 (0x53): My Vendor Info (2).....	87
Register 84 (0x54): My Vendor Info (3).....	87
Register 85 (0x55): My Model Info (1).....	87
Register 86 (0x56): My Model Info (2).....	87
Register 87 (0x57): My Model Info (3).....	88
Register 88 (0x58): LNK Partner Status (1).....	88
Register 89 (0x59): LNK Partner Status (2).....	88
Register 90 (0x5A): LNK Partner Vendor Info (1).....	88
Register 91 (0x5B): LNK Partner Vendor Info (2).....	88
Register 92 (0x5C): LNK Partner Vendor Info (3).....	88
Register 93 (0x5D): LNK Partner Model Info (1).....	88
Register 94 (0x5E): LNK Partner Model Info (2).....	88
Register 95 (0x5F): LNK Partner Model Info (3).....	88
Advanced Control Registers .....	89
Register 96 (0x60): TOS Priority Control Register 0.....	89
Register 97 (0x61): TOS Priority Control Register 1.....	89
Register 98 (0x62): TOS Priority Control Register 2.....	89
Register 99 (0x63): TOS Priority Control Register 3.....	89
Register 100 (0x64): TOS Priority Control Register 4.....	90
Register 101 (0x65): TOS Priority Control Register 5.....	90
Register 102 (0x66): TOS Priority Control Register 6.....	90
Register 103 (0x67): TOS Priority Control Register 7.....	90
Register 104 (0x68): TOS Priority Control Register 8.....	91
Register 105 (0x69): TOS Priority Control Register 9.....	91
Register 106 (0x6A): TOS Priority Control Register 10 .....	91
Register 107 (0x6B): TOS Priority Control Register 11 .....	91
Register 108 (0x6C): TOS Priority Control Register 12 .....	92
Register 109 (0x6D): TOS Priority Control Register 13 .....	92
Register 110 (0x6E): TOS Priority Control Register 14 .....	92
Register 111 (0x6F): TOS Priority Control Register 15.....	92
Switch MAC Address Registers.....	93
Register 112 (0x70): MAC Address Register 0.....	93
Register 113 (0x71): MAC Address Register 1 .....	93
Register 114 (0x72): MAC Address Register 2.....	93
Register 115 (0x73): MAC Address Register 3.....	93
Register 116 (0x74): MAC Address Register 4.....	93

<i>Register 117 (0x75): MAC Address Register 5</i> .....	93
User Defined Registers.....	93
<i>Register 118 (0x76): User Defined Register 1</i> .....	93
<i>Register 119 (0x77): User Defined Register 2</i> .....	93
<i>Register 120 (0x78): User Defined Register 3</i> .....	93
Indirect Access Registers.....	94
<i>Register 121 (0x79): Indirect Access Control 0</i> .....	94
<i>Register 122 (0x7A): Indirect Access Control 1</i> .....	94
<i>Register 123 (0x7B): Indirect Data Register 8</i> .....	94
<i>Register 124 (0x7C): Indirect Data Register 7</i> .....	94
<i>Register 125 (0x7D): Indirect Data Register 6</i> .....	94
<i>Register 126 (0x7E): Indirect Data Register 5</i> .....	94
<i>Register 127 (0x7F): Indirect Data Register 4</i> .....	94
<i>Register 128 (0x80): Indirect Data Register 3</i> .....	94
<i>Register 129 (0x81): Indirect Data Register 2</i> .....	95
<i>Register 130 (0x82): Indirect Data Register 1</i> .....	95
<i>Register 131 (0x83): Indirect Data Register 0</i> .....	95
Reserved Registers.....	95
<i>Register 132 (0x84): Digital Testing Status 0</i> .....	95
<i>Register 133 (0x85): Digital Testing Control 0</i> .....	95
<i>Register 134 (0x86): Analog Testing Control 0</i> .....	95
<i>Register 135 (0x87): Analog Testing Control 1</i> .....	95
<i>Register 136 (0x88): Analog Testing Control 2</i> .....	95
<i>Register 137 (0x89): Analog Testing Control 3</i> .....	95
<i>Register 138 (0x8A): Analog Testing Status</i> .....	96
<i>Register 139 (0x8B): Analog Testing Control 4</i> .....	96
<i>Register 140 (0x8C): QM Debug 1</i> .....	96
<i>Register 141 (0x8D): QM Debug 2</i> .....	96
Static MAC Address Table.....	97
VLAN Table.....	99
Dynamic MAC Address Table.....	100
MIB (Management Information Base) Counters.....	101
<i>Additional MIB Counter Information</i> .....	103
<b>Absolute Maximum Ratings<sup>(1)</sup></b> .....	<b>104</b>
<b>Operating Ratings<sup>(2)</sup></b> .....	<b>104</b>
<b>Electrical Characteristics<sup>(4)</sup></b> .....	<b>104</b>
<b>Timing Diagrams</b> .....	<b>106</b>
EEPROM Timing.....	106
SNI Timing.....	107
MII Timing.....	108
RMII Timing.....	109
SPI Input Timing.....	110
SPI Output Timing.....	111
Auto-Negotiation Timing.....	112
<b>Reset Timing</b> .....	<b>113</b>
<b>Reset Circuit</b> .....	<b>114</b>
<b>Selection of Isolation Transformers</b> .....	<b>115</b>
<b>Selection of Reference Crystal</b> .....	<b>115</b>
<b>Package Information</b> .....	<b>116</b>


## List of Figures

Figure 1. TS-1000 OAM Frame Format .....	23
Figure 2. Typical TS-1000 Media Converter Application .....	24
Figure 3. KSZ8893FQL MC Loop Back Paths .....	25
Figure 4. Typical Straight Cable Connection .....	31
Figure 5. Typical Crossover Cable Connection .....	31
Figure 6. Auto-Negotiation and Parallel Operation .....	32
Figure 7. Destination Address Lookup Flow Chart, Stage 1 .....	35
Figure 8. Destination Address Resolution Flow Chart, Stage 2 .....	36
Figure 9. 802.1p Priority Field Format .....	46
Figure 10. KSZ8893FQL EEPROM Configuration Timing Diagram .....	48
Figure 11. SPI Write Data Cycle .....	50
Figure 12. SPI Read Data Cycle .....	50
Figure 13. SPI Multiple Write .....	51
Figure 14. SPI Multiple Read .....	51
Figure 15. Far-End Loopback Path .....	52
Figure 16. Near-end (Remote) Loopback Path .....	53
Figure 17. EEPROM Interface Input Timing Diagram .....	106
Figure 18. EEPROM Interface Output Timing Diagram .....	106
Figure 19. SNI Timing – Data Received from SNI .....	107
Figure 20. SNI Timing – Data Input-to-SNI .....	107
Figure 21. MII Timing – Data Received from MII .....	108
Figure 22. MII Timing – Data Input-to-MII .....	108
Figure 23. RMII Timing – Data Received from RMII .....	109
Figure 24. RMII Timing – Data Input-to-RMII .....	109
Figure 25. SPI Input Timing .....	110
Figure 26. SPI Output Timing .....	111
Figure 27. Auto-Negotiation Timing .....	112
Figure 28. Reset Timing .....	113
Figure 29. Recommended Reset Circuit .....	114
Figure 30. Recommended Reset Circuit for interfacing with CPU/FPGA Reset Output .....	114

## List of Tables

Table 1. TS-1000 Media Converter Mode Selection .....	24
Table 2. Dedicated TS-1000 Pins .....	26
Table 3. 10Base-FL Configuration .....	27
Table 4. 100Base-SX Configuration .....	28
Table 5. FX and TX Mode Selection .....	29
Table 6. Programmable Current Values for Fiber LED Driver .....	30
Table 7. MDI/MDI-X Pin Definitions .....	30
Table 8. MII Signals .....	38
Table 9. RMII Signal Description .....	39
Table 10. RMII Signal Connections .....	40
Table 11. SNI Signals .....	40
Table 12. MII Management Interface Frame Format .....	41
Table 13. Serial Management Interface (SMI) Frame Format .....	41
Table 14. Spanning Tree States .....	42
Table 15. Special Tagging Mode Format .....	43
Table 16. STPID Egress Rules (Processor to Switch Port 3) .....	43
Table 17. STPID Egress Rules (Switch Port 3 to Processor) .....	44
Table 18. FID+DA Lookup in VLAN Mode .....	45
Table 19. FID+SA Lookup in VLAN Mode .....	45
Table 20. KSZ8893FQL SPI Connections .....	49
Table 21. Format of Static MAC Table (8 Entries) .....	97
Table 22. Format of Static VLAN Table (16 Entries) .....	99
Table 23. Format of Dynamic MAC Address Table (1K Entries) .....	100
Table 24. Format of "Per Port" MIB Counters .....	101
Table 25. Port 1's "Per Port" MIB Counters Indirect Memory Offsets .....	102
Table 26. Format of "All Port Dropped Packet" MIB Counters .....	102
Table 27. "All Port Dropped Packet" MIB Counters Indirect Memory Offsets .....	102
Table 28. EEPROM Timing Parameters .....	106
Table 29. SNI Timing Parameters .....	107
Table 30. MII Timing Parameters .....	108
Table 31. RMII Timing Parameters .....	109
Table 32. SPI Input Timing Parameters .....	110
Table 33. SPI Output Timing Parameters .....	111
Table 34. Auto-Negotiation Timing Parameters .....	112
Table 35. Reset Timing Parameters .....	113
Table 36. Transformer Selection Criteria .....	115
Table 37. Qualified Single Port Magnetics .....	115
Table 38. Typical Reference Crystal Characteristics .....	115

# Pin Configuration



128-Pin PQFP (PQ)  
(Top View)

### Pin Description

Pin Number	Pin Name	Type <sup>(1)</sup>	Pin Function																																																
1	P1LED2	Ipu/O	<p><b>Port 1LED indicators (active low)</b> (apply to all modes of operation, except Repeater Mode)</p> <table border="1"> <tr> <td colspan="3">[LELSEL1, LEDSEL0]</td> </tr> <tr> <td>[0,0] Default</td> <td colspan="2">[0,1]</td> </tr> <tr> <td>P1LED3</td> <td>—</td> <td>—</td> </tr> <tr> <td>P1LED2</td> <td>Link/Act</td> <td>100Link/Act</td> </tr> <tr> <td>P1LED1</td> <td>Full duplex/Col</td> <td>10Link/Act</td> </tr> <tr> <td>P1LED0</td> <td>Speed</td> <td>Full duplex</td> </tr> </table> <table border="1"> <tr> <td colspan="3">[LELSEL1, LEDSEL0]</td> </tr> <tr> <td>[1,0]</td> <td colspan="2">[1,1]</td> </tr> <tr> <td>P1LED3</td> <td>Act</td> <td>—</td> </tr> <tr> <td>P1LED2</td> <td>Link</td> <td>—</td> </tr> <tr> <td>P1LED1</td> <td>Full duplex/Col</td> <td>—</td> </tr> <tr> <td>P1LED0</td> <td>Speed</td> <td>—</td> </tr> </table> <p><b>Link/Act, 100Link/Act, 10Link/Act:</b> Low (link), High (no link), Toggle (transmit / receive activity)</p> <p><b>Full duplex/Col:</b> Low (full duplex), High (half duplex), Toggles (collision)</p> <p><b>Speed:</b> Low (100Base-TX), High (10Base-T)</p> <p><b>Full duplex:</b> Low (full duplex), High (half duplex)</p> <p><b>Act:</b> Toggles (transmit / receive activity)</p> <p><b>Link:</b> Low (link), High (no link)</p> <p><b>Repeater Mode (only)</b></p> <table border="1"> <tr> <td colspan="2">[LELSEL1, LEDSEL0]</td> </tr> <tr> <td>[0,0]</td> <td></td> </tr> <tr> <td>P1LED3</td> <td>RPT_COL</td> </tr> <tr> <td>P1LED2</td> <td>RPT_LINK3/RX</td> </tr> <tr> <td>P1LED1</td> <td>RPT_LINK2/RX</td> </tr> <tr> <td>P1LED0</td> <td>RPT_LINK1/RX</td> </tr> </table> <p><b>RPT_COL:</b> Low (collision)</p> <p><b>RPT_LINK#/RX (# = port):</b> Low (link), High (no link), Toggles (receive activity)</p> <p>Notes: LEDSEL0 is external strap-in pin 70. LEDSEL1 is external strap-in pin 23. P1LED3 is pin 25. During reset, P1LED[2:0] are inputs for internal testing.</p>	[LELSEL1, LEDSEL0]			[0,0] Default	[0,1]		P1LED3	—	—	P1LED2	Link/Act	100Link/Act	P1LED1	Full duplex/Col	10Link/Act	P1LED0	Speed	Full duplex	[LELSEL1, LEDSEL0]			[1,0]	[1,1]		P1LED3	Act	—	P1LED2	Link	—	P1LED1	Full duplex/Col	—	P1LED0	Speed	—	[LELSEL1, LEDSEL0]		[0,0]		P1LED3	RPT_COL	P1LED2	RPT_LINK3/RX	P1LED1	RPT_LINK2/RX	P1LED0	RPT_LINK1/RX
[LELSEL1, LEDSEL0]																																																			
[0,0] Default	[0,1]																																																		
P1LED3	—	—																																																	
P1LED2	Link/Act	100Link/Act																																																	
P1LED1	Full duplex/Col	10Link/Act																																																	
P1LED0	Speed	Full duplex																																																	
[LELSEL1, LEDSEL0]																																																			
[1,0]	[1,1]																																																		
P1LED3	Act	—																																																	
P1LED2	Link	—																																																	
P1LED1	Full duplex/Col	—																																																	
P1LED0	Speed	—																																																	
[LELSEL1, LEDSEL0]																																																			
[0,0]																																																			
P1LED3	RPT_COL																																																		
P1LED2	RPT_LINK3/RX																																																		
P1LED1	RPT_LINK2/RX																																																		
P1LED0	RPT_LINK1/RX																																																		
2	P1LED1	Ipu/O																																																	
3	P1LED0	Ipu/O																																																	

Pin Number	Pin Name	Type <sup>(1)</sup>	Pin Function																																																
4	P2LED2	Ipu/O	<p><b>Port 2 LED indicators (active low)</b> (apply to all modes of operation, except Repeater Mode)</p> <table border="1"> <tr> <td colspan="3">[LEDSEL1, LEDSEL0]</td> </tr> <tr> <td>[0,0] Default</td> <td colspan="2">[0,1]</td> </tr> <tr> <td>P2LED3</td> <td>—</td> <td>—</td> </tr> <tr> <td>P2LED2</td> <td>Link/Act</td> <td>100Link/Act</td> </tr> <tr> <td>P2LED1</td> <td>Full duplex/Col</td> <td>10Link/Act</td> </tr> <tr> <td>P2LED0</td> <td>Speed</td> <td>Full duplex</td> </tr> </table> <table border="1"> <tr> <td colspan="3">[LEDSEL1, LEDSEL0]</td> </tr> <tr> <td>[1,0]</td> <td colspan="2">[1,1]</td> </tr> <tr> <td>P2LED3</td> <td>Act</td> <td>—</td> </tr> <tr> <td>P2LED2</td> <td>Link</td> <td>—</td> </tr> <tr> <td>P2LED1</td> <td>Full duplex/Col</td> <td>—</td> </tr> <tr> <td>P2LED0</td> <td>Speed</td> <td>—</td> </tr> </table> <p><b>Link/Act, 100Link/Act, 10Link/Act:</b> Low (link), High (no link), Toggles (transmit / receive activity)</p> <p><b>Full duplex/Col:</b> Low (full duplex), High (half duplex), Toggles (collision)</p> <p><b>Speed:</b> Low (100Base-TX), High (10Base-T)</p> <p><b>Full duplex:</b> Low (full duplex), High (half duplex)</p> <p><b>Act:</b> Toggles (transmit / receive activity)</p> <p><b>Link:</b> Low (link), High (no link)</p> <p><b>Repeater Mode (only)</b></p> <table border="1"> <tr> <td colspan="2">[LEDSEL1, LEDSEL0]</td> </tr> <tr> <td>[0,0]</td> <td></td> </tr> <tr> <td>P2LED3</td> <td>RPT_ACT</td> </tr> <tr> <td>P2LED2</td> <td>RPT_ERR3</td> </tr> <tr> <td>P2LED1</td> <td>RPT_ERR2</td> </tr> <tr> <td>P2LED0</td> <td>RPT_ERR1</td> </tr> </table> <p><b>RPT_ACT:</b> Low (activity)</p> <p><b>RPT_ERR# (# = port):</b> Low (error status due to either isolation, partition, jabber, or JK error)</p> <p>Notes: LEDSEL0 is external strap-in pin 70. LEDSEL1 is external strap-in pin 23. P2LED3 is pin 20. During reset, P2LED[2:0] are inputs for internal testing.</p>	[LEDSEL1, LEDSEL0]			[0,0] Default	[0,1]		P2LED3	—	—	P2LED2	Link/Act	100Link/Act	P2LED1	Full duplex/Col	10Link/Act	P2LED0	Speed	Full duplex	[LEDSEL1, LEDSEL0]			[1,0]	[1,1]		P2LED3	Act	—	P2LED2	Link	—	P2LED1	Full duplex/Col	—	P2LED0	Speed	—	[LEDSEL1, LEDSEL0]		[0,0]		P2LED3	RPT_ACT	P2LED2	RPT_ERR3	P2LED1	RPT_ERR2	P2LED0	RPT_ERR1
[LEDSEL1, LEDSEL0]																																																			
[0,0] Default	[0,1]																																																		
P2LED3	—	—																																																	
P2LED2	Link/Act	100Link/Act																																																	
P2LED1	Full duplex/Col	10Link/Act																																																	
P2LED0	Speed	Full duplex																																																	
[LEDSEL1, LEDSEL0]																																																			
[1,0]	[1,1]																																																		
P2LED3	Act	—																																																	
P2LED2	Link	—																																																	
P2LED1	Full duplex/Col	—																																																	
P2LED0	Speed	—																																																	
[LEDSEL1, LEDSEL0]																																																			
[0,0]																																																			
P2LED3	RPT_ACT																																																		
P2LED2	RPT_ERR3																																																		
P2LED1	RPT_ERR2																																																		
P2LED0	RPT_ERR1																																																		
7	DGND	Gnd	Digital ground																																																
8	VDDIO	P	3.3V digital V <sub>DD</sub>																																																

Pin Number	Pin Name	Type <sup>(1)</sup>	Pin Function										
9 10	MCHS MCCS	lpd lpd	<p>KSZ8893FQL operating modes (defined below):</p> <table border="1"> <thead> <tr> <th>(MCHS, MCCS)</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>(0, 0)</td> <td>Normal 3 port switch mode (3 MAC + 2 PHY) MC mode is disabled. Port 1 is either Fiber or UTP. Port 2 is UTP. Port 3 (MII) is enabled.</td> </tr> <tr> <td>(0, 1)</td> <td>Center MC mode (3 MAC + 2 PHY) MC mode is enabled. Port 1 is Fiber and has Center MC enabled. Port 2 is UTP. Port 3 (MII) is enabled.</td> </tr> <tr> <td>(1, 0)</td> <td>Terminal MC mode (2 MAC + 2 PHY) MC mode is enabled. Port 1 is Fiber and has Terminal MC enabled. Port 2 is UTP. Port 3 (MII) is disabled.</td> </tr> <tr> <td>(1, 1)</td> <td>Terminal MC mode (3 MAC + 2 PHY) MC mode is enabled. Port 1 Fiber and has Terminal MC enabled. Port 2 is UTP. Port 3 (MII) is enabled.</td> </tr> </tbody> </table>	(MCHS, MCCS)	Description	(0, 0)	Normal 3 port switch mode (3 MAC + 2 PHY) MC mode is disabled. Port 1 is either Fiber or UTP. Port 2 is UTP. Port 3 (MII) is enabled.	(0, 1)	Center MC mode (3 MAC + 2 PHY) MC mode is enabled. Port 1 is Fiber and has Center MC enabled. Port 2 is UTP. Port 3 (MII) is enabled.	(1, 0)	Terminal MC mode (2 MAC + 2 PHY) MC mode is enabled. Port 1 is Fiber and has Terminal MC enabled. Port 2 is UTP. Port 3 (MII) is disabled.	(1, 1)	Terminal MC mode (3 MAC + 2 PHY) MC mode is enabled. Port 1 Fiber and has Terminal MC enabled. Port 2 is UTP. Port 3 (MII) is enabled.
(MCHS, MCCS)	Description												
(0, 0)	Normal 3 port switch mode (3 MAC + 2 PHY) MC mode is disabled. Port 1 is either Fiber or UTP. Port 2 is UTP. Port 3 (MII) is enabled.												
(0, 1)	Center MC mode (3 MAC + 2 PHY) MC mode is enabled. Port 1 is Fiber and has Center MC enabled. Port 2 is UTP. Port 3 (MII) is enabled.												
(1, 0)	Terminal MC mode (2 MAC + 2 PHY) MC mode is enabled. Port 1 is Fiber and has Terminal MC enabled. Port 2 is UTP. Port 3 (MII) is disabled.												
(1, 1)	Terminal MC mode (3 MAC + 2 PHY) MC mode is enabled. Port 1 Fiber and has Terminal MC enabled. Port 2 is UTP. Port 3 (MII) is enabled.												
11	PDD#	lpu	<p>Power Down Detect</p> <p>1 = Normal operation. 0 = Power down detected.</p> <p>In Terminal MC mode (pin MCHS is '1'), a high to low transition to this pin will cause port 1 (fiber) to generate and send out an "Indicate Terminal MC Condition" OAM frame with the S0 status bit set to '1'.</p>										
12	ADVFC	lpu	<p>1 = Advertise the switch's flow control capability via auto-negotiation. 0 = Will not advertise the switch's flow control capability via auto-negotiation.</p>										
13	P2ANEN	lpu	<p>1 = Enable auto-negotiation on port 2. 0 = Disable auto-negotiation on port 2.</p>										
14	P2SPD	lpd	<p>1 = Force port 2 to 100BT if P2ANEN = 0. 0 = Force port 2 to 10BT if P2ANEN = 0.</p>										
15	P2DPX	lpd	<p>1 = Port 2 default to full duplex mode if P2ANEN = 1 and auto-negotiation fails. Force port 2 in full duplex mode if P2ANEN = 0. 0 = Port 2 default to half duplex mode if P2ANEN = 1 and auto-negotiation fails. Force port 2 in half duplex mode if P2ANEN = 0.</p>										
16	P2FFC	lpd	<p>1 = Always enable (force) port 2 flow control feature. 0 = Port 2 flow control feature enable is determine by the auto-negotiation result.</p>										



Pin Number	Pin Name	Type <sup>(1)</sup>	Pin Function
17	P1FST	Opu	1 = Normal function. 0 = MC in loopback mode, or MC abnormal conditions occur.
18	P1LCRCD	lpd	In MC loopback mode, 1 = Drop OAM frames and Ethernet frames with the following errors – CRS, undersize, oversize. Loopback Ethernet frames with only good CRC and valid length. 0 = Drop OAM frames only. Loopback all Ethernet frames including those with errors.
19	P1LPBM	lpd	1 = Perform MC loopback at PHY of port 1. 0 = Perform MC loopback at MAC of port 2
20	P2LED3	Opd	Port 2 LED indicator Note: An external 1K pull-down is needed on this pin if it is connected to an LED. The 1K resistor will not turn ON the LED. See description in pin 4.
21	DGND	Gnd	Digital ground
22	VDDC / VOUT_1V2	P	1.2V digital V <sub>DD</sub> Provides V <sub>OUT_1V2</sub> to KSZ8893FQL's input power pins: V <sub>DDAP</sub> (pin 63), V <sub>DCC</sub> (pins 91 and 123), and V <sub>DDA</sub> (pins 38, 43, and 57).
23	LEDSEL1	lpd	LED display mode select. See description in pins 1 and 4.
24	NC	O	No connect
25	P1LED3	Opd	Port 1 LED indicator Note: An external 1K pull-down is needed on this pin if it is connected to an LED. The 1K resistor will not turn ON the LED. See description in pin 1.
26	RMII_EN	Opd	Strap pin for RMII Mode 1 = Enable 0 = Disable After reset, this pin has no meaning and is a no connect.
27	HWPOVR	lpd	Hardware pin overwrite 1 = Enable: All strap-in pin configurations are overwritten by the EEPROM configuration data, except for P2ANEN (pin 13), P2SPD (pin 14), P2DPX (pin 15) and ML_EN (pin 34). After reset, the pin state for P2ANEN, P2SPD and P2DPX is polled by the KSZ8893FQL. 0 = Disable: All strap-in pin configurations are overwritten by the EEPROM configuration data.
28	P2MDIXDIS	lpd	Port 2 Auto MDI/MDI-X PD (default) = enable PU = disable
29	P2MDIX	lpd	Port 2 MDI/MDI-X setting when auto MDI/MDI-X is disabled. PD (default) = MDI-X (transmit on TXP2 / TXM2 pins) PU = MDI, (transmit on RXP2 / RXM2 pins)
30	P1ANEN	lpu	1 = Enable auto-negotiation on port 1 0 = Disable auto-negotiation on port 1
31	P1SPD	lpd	1 = Force port 1 to 100BT if P1ANEN = 0 0 = Force port 1 to 10BT if P1ANEN = 0

Pin Number	Pin Name	Type <sup>(1)</sup>	Pin Function
32	P1DPX	lpd	1 = Port 1 default to full duplex mode if P1ANEN = 1 and auto-negotiation fails. Force port 1 in full-duplex mode if P1ANEN = 0. 0 = Port 1 default to half duplex mode if P1ANEN = 1 and auto-negotiation fails. Force port 1 in half duplex mode if P1ANEN = 0.
33	P1FFC	lpd	1 = Always enable (force) port 1 flow control feature 0 = Port 1 flow control feature enable is determined by auto-negotiation result.
34	ML_EN	lpd	1 = Enable missing link 0 = Disable missing link
35	DIAGF	lpd	1 = Diagnostic fail 0 = Diagnostic normal
36	PWRDN	lpu	Chip power down input (active low) 1 = Normal operation 0 = The chip is powered down
37	AGND	Gnd	Analog ground
38	VDDA	P	1.2V analog V <sub>DD</sub>
39	AGND	Gnd	Analog ground
40	MUX1	I	No connect
41	MUX2	I	10Base-FL/100Base-SX Enable. Active low.
42	AGND	Gnd	Analog ground
43	VDDA	P	1.2V analog V <sub>DD</sub>
44	FXSD1	I	Fiber signal detect / factory test pin
45	RXP1	I/O	Physical receive or transmit signal (+ differential)
46	RXM1	I/O	Physical receive or transmit signal (- differential)
47	AGND	Gnd	Analog ground
48	TXP1	I/O	Physical transmit or receive signal (+ differential)
49	TXM1	I/O	Physical transmit or receive signal (- differential)
50	VDDATX	P	3.3V analog V <sub>DD</sub>
51	VDDARX	P	3.3V analog V <sub>DD</sub>
52	RXM2	I/O	Physical receive or transmit signal (- differential)
53	RXP2	I/O	Physical receive or transmit signal (+ differential)
54	AGND	Gnd	Analog ground
55	TXM2	I/O	Physical transmit or receive signal (- differential)
56	TXP2	I/O	Physical transmit or receive signal (+ differential)
57	VDDA	P	1.2 analog V <sub>DD</sub>
58	AGND	Gnd	Analog ground
59	TEST1	I	Factory test pin – float for normal operation
60	TEST2	I	Factory test pin – float for normal operation
61	ISET	O	Set physical transmit output current Pull-down this pin with a 3.01K 1% resistor to ground.
62	AGND	Gnd	Analog ground
63	VDDAP	P	1.2V analog V <sub>DD</sub> for PLL
64	AGND	Gnd	Analog ground

Pin Number	Pin Name	Type <sup>(1)</sup>	Pin Function
65	X1	I	25MHz crystal/oscillator clock connections
66	X2	O	Pins (X1, X2) connect to a crystal. If an oscillator is used, X1 connects to a 3.3V tolerant oscillator and X2 is no connected. Note: Clock is $\pm 50$ ppm for both crystal and oscillator.
67	RST_N	Ipu	Hardware Reset (active low)
68	UNUSED	I	Unused pin – externally pull down for normal operation
69	UNUSED	I	Unused pin – externally pull down for normal operation
70	LEDSEL0	I	LED display mode select See description in pins 1 and 4.
71	SMTXEN	I	Switch MII transmit enable
72	SMTXD3	I	Switch MII transmit data bit 3
73	SMTXD2	I	Switch MII transmit data bit 2
74	SMTXD1	I	Switch MII transmit data bit 1
75	SMTXD0	I	Switch MII transmit data bit 0
76	SMTXER	I	Switch MII transmit error
77	SMTXC / REFCLK	I/O	Switch MII transmit clock (MII and SNI modes only) Output in PHY MII mode and SNI mode Input in MAC MII mode Reference Clock (RMII mode only) Input for 50MHz $\pm 50$ ppm system clock Note: In RMII mode, pin X1 is pulled up to VDDIO supply with a 10K resistor and pin X2 is a no connect.
78	DGND	Gnd	Digital ground
79	VDDIO	P	3.3V digital V <sub>DD</sub>
80	SMRXC	I/O	Switch MII receive clock. Output in PHY MII mode Input in MAC MII mode
81	SMRXDV	O	Switch MII receive data valid
82	SMRXD3	Ipd/O	Switch MII receive data bit 3 Strap option: switch MII full-duplex flow control PD (default) = disable PU = enable
83	SMRXD2	Ipd/O	Switch MII receive data bit 2 Strap option: switch MII is in PD (default) = full-duplex mode PU = half-duplex mode
84	SMRXD1	Ipd/O	Switch MII receive data bit 1 Strap option: Switch MII is in PD (default) = 100Mbps mode PU = 10Mbps mode
85	SMRXD0	I/O	Switch MII receive data bit 0 Strap option: switch will accept packet size up to PD = 1536 bytes (inclusive) PU = 1522 bytes (tagged), 1518 bytes (untagged)
86	SCOL	I/O	Switch MII collision detect

Pin Number	Pin Name	Type <sup>(1)</sup>	Pin Function															
87	SCRS	I/O	Switch MII carrier sense															
88	SCONF1	I	Switch MII interface configuration															
89	SCONF0	I		<b>(SCONF1, SCONF0)</b>	<b>Description</b>													
				(0,0)	disable, outputs tri-stated													
				(0,1)	PHY mode MII													
				(1,0)	MAC mode MII													
			(1,1)	PHY mode SNI														
90	DGND	Gnd	Digital core ground															
91	VDDC	P	1.2V digital V <sub>DD</sub>															
92	UNUSED	I	Unused pin – externally pull down for normal operation															
93	UNUSED	I	Unused pin – externally pull down for normal operation															
94	MDC	I	MII management interface: clock input															
95	MDIO	I/O	MII management interface: data input/output Note: an external pull-up is needed on this pin when it is in use.															
96	SPIQ	O	SPI slave mode: serial data output See description in pins 100 and 101. Note: an external pull-up is needed on this pin when it is in use.															
97	SCL	I/O	SPI slave mode / I <sup>2</sup> C slave mode: clock input I <sup>2</sup> C master mode: clock output See description in pins 100 and 101.															
98	SDA	I/O	SPI slave mode: serial data input I <sup>2</sup> C master/slave mode: serial data input/output See description in pins 100 and 101. Note: an external pull-up is needed on this pin when it is in use.															
99	SPIS_N	I	SPI slave mode: chip select (active low) When SPIS_N is high, the KSZ8893FQL is deselected and SPIQ is held in high impedance state. A high-to-low transition is used to initiate SPI data transfer. See description in pins 100 and 101. Note: an external pull-up is needed on this pin when it is in use.															
100	PS1	I	Serial bus configuration pins to select mode of access to KSZ8893FQL internal registers.  <b>[PS1, PS0] = [0, 0] — I<sup>2</sup>C master (EEPROM) mode</b> (If EEPROM is not detected, the KSZ8893FQL will be configured with the default values of its internal registers and the values of its strap-in pins.)															
101	PS0	I																
			<table border="1"> <thead> <tr> <th>Interface Signals</th> <th>Type</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>SPIQ</td> <td>O</td> <td>Not used (tri-stated)</td> </tr> <tr> <td>SCL</td> <td>O</td> <td>I<sup>2</sup>C clock</td> </tr> <tr> <td>SDA</td> <td>I/O</td> <td>I<sup>2</sup>C data I/O</td> </tr> <tr> <td>SPIS_N</td> <td>I</td> <td>Not used</td> </tr> </tbody> </table>	Interface Signals	Type	Description	SPIQ	O	Not used (tri-stated)	SCL	O	I <sup>2</sup> C clock	SDA	I/O	I <sup>2</sup> C data I/O	SPIS_N	I	Not used
Interface Signals	Type	Description																
SPIQ	O	Not used (tri-stated)																
SCL	O	I <sup>2</sup> C clock																
SDA	I/O	I <sup>2</sup> C data I/O																
SPIS_N	I	Not used																

Pin Number	Pin Name	Type <sup>(1)</sup>	Pin Function																														
			<p><b>[PS1, PS0] = [0, 1] — I<sup>2</sup>C slave mode</b>            The external I<sup>2</sup>C master will drive the SCL clock.            The KSZ8893FQL device addresses are:            1011_1111 &lt;read&gt;            1011_1110 &lt;write&gt;</p> <table border="1"> <thead> <tr> <th>Interface Signals</th> <th>Type</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>SPIQ</td> <td>O</td> <td>Not used (tri-stated)</td> </tr> <tr> <td>SCL</td> <td>I</td> <td>I<sup>2</sup>C clock</td> </tr> <tr> <td>SDA</td> <td>I/O</td> <td>I<sup>2</sup>C data I/O</td> </tr> <tr> <td>SPIS_N</td> <td>I</td> <td>Not used</td> </tr> </tbody> </table> <p><b>[PS1, PS0] = [1, 0] — SPI slave mode</b></p> <table border="1"> <thead> <tr> <th>Interface Signals</th> <th>Type</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>SPIQ</td> <td>O</td> <td>SPI data out</td> </tr> <tr> <td>SCL</td> <td>I</td> <td>SPI clock</td> </tr> <tr> <td>SDA</td> <td>I</td> <td>SPI data In</td> </tr> <tr> <td>SPIS_N</td> <td>I</td> <td>SPI chip select</td> </tr> </tbody> </table> <p><b>[PS1, PS0] = [1, 1] – SMI-mode</b>            In this mode, the KSZ8893FQL provides access to all its internal 8-bit registers through its MDC and MDIO pins.            Note:            When (PS1, PS0) ≠ (1,1), the KSZ8893FQL provides access to its 16-bit MIIM registers through its MDC and MDIO pins.</p>	Interface Signals	Type	Description	SPIQ	O	Not used (tri-stated)	SCL	I	I <sup>2</sup> C clock	SDA	I/O	I <sup>2</sup> C data I/O	SPIS_N	I	Not used	Interface Signals	Type	Description	SPIQ	O	SPI data out	SCL	I	SPI clock	SDA	I	SPI data In	SPIS_N	I	SPI chip select
Interface Signals	Type	Description																															
SPIQ	O	Not used (tri-stated)																															
SCL	I	I <sup>2</sup> C clock																															
SDA	I/O	I <sup>2</sup> C data I/O																															
SPIS_N	I	Not used																															
Interface Signals	Type	Description																															
SPIQ	O	SPI data out																															
SCL	I	SPI clock																															
SDA	I	SPI data In																															
SPIS_N	I	SPI chip select																															
102	UNUSED	I	Unused pin – externally pull up for normal operation																														
103	UNUSED	I	Unused pin – externally pull up for normal operation																														
104	UNUSED	I	Unused pin – externally pull up for normal operation																														
105	UNUSED	I	Unused pin – externally pull up for normal operation																														
106	DGND	Gnd	Digital ground																														
107	VDDIO	P	3.3V digital V <sub>DD</sub>																														
108	UNUSED	I	Unused pin – externally pull up for normal operation																														
109	UNUSED	I	Unused pin – externally pull up for normal operation																														
110	UNUSED	I	Unused pin – externally pull down for normal operation																														
111	UNUSED	I	Unused pin – externally pull down for normal operation																														
112	UNUSED	I	Unused pin – externally pull down for normal operation																														
113	UNUSED	I	Unused pin – externally pull down for normal operation																														
114	UNUSED	I	Unused pin – externally pull down for normal operation																														
115	UNUSED	I	Unused pin – externally pull down for normal operation																														
116	UNUSED	I	Unused pin – externally pull down for normal operation																														
117	UNUSED	I	Unused pin – externally pull down for normal operation																														
118	UNUSED	I	Unused pin – externally pull down for normal operation																														
119	UNUSED	I	Unused pin – externally pull down for normal operation																														

Pin Number	Pin Name	Type <sup>(1)</sup>	Pin Function
120	UNUSED	I	Unused pin – externally pull down for normal operation
121	UNUSED	I	Unused pin – externally pull down for normal operation
122	DGND	Gnd	Digital ground
123	VDDC	P	1.2V digital V <sub>DD</sub>
124	UNUSED	I	Unused pin – externally pull down for normal operation
125	UNUSED	I	Unused pin – externally pull down for normal operation
126	UNUSED	I	Unused pin – externally pull down for normal operation
127	TESTEN	lpd	Scan Test Enable For normal operation, pull-down this pin to ground.
128	SCANEN	lpu	Scan Test Scan Mux Enable For normal operation, pull-down this pin to ground.

**Notes:**

1. P = Power supply.

Gnd = Ground.

I = Input.

O = Output.

I/O = Bi-directional.

lpd = Input with internal pull-down.

lpu = Input with internal pull-up.

Opd = Output with internal pull-down.

Opu = Output with internal pull-up.

lpd/O = Input with internal pull-down during reset; output pin otherwise.

lpu/O = Input with internal pull-up during reset; output pin otherwise.

## Functional Description

The KSZ8893FQL is a single-chip Fast Ethernet media converter. It contains two 10/100 physical layer transceivers and three Media Access Control (MAC) units with an integrated Layer 2 managed switch.

On the media side, the KSZ8893FQL supports IEEE 802.3 10Base-T and 100Base-TX on both PHY ports. In Media Converter (MC) applications, PHY port 1 is the fiber port and supports 100Base-FX, 100Base-SX and 10Base-FL.

The KSZ8893FQL has the flexibility to reside in either a managed or unmanaged design. In a managed design, the host processor has complete control of the KSZ8893FQL via the SMI interface, MIIM interface, SPI bus, or I<sup>2</sup>C bus. An unmanaged design is achieved through I/O strapping and/or EEPROM programming at system reset time.

Physical signal transmission and reception are enhanced through the use of patented analog circuitries that make the design more efficient and allow for lower power consumption and smaller chip die size.

## Functional Overview: Media Conversion

### TS-1000 OAM Operation

The KSZ8893FQL implements Japan's TTC (TELECOMMUNICATION TECHNOLOGY COMMITTEE) TS-1000 version 2, OAM sub-layer, which resides between RS and PCS layer in the IEEE 802.3 Standard. The OAM sub-layer is provided in 100Base-FX mode, and is used by the KSZ8893FQL to send and receive OAM frames. These special frames are used for the transmission of OAM (Operations, Administration, Management) information between center MC and terminal MC. Key TS-1000 OAM features include:

- Private point-to-point communication between two TS-1000 compliant devices
- 96 bits (12 bytes) frames for the transmission of OAM information between center MC and terminal MC
- Transmission of MC status between center MC and terminal MC
- Automatic generation of OAM frame to inform MC link partner of local MC's status change
- Transmission of vendor code and model number information between center MC and terminal MC for device identification
- Inquisition of terminal MC status by center MC
- Remote loop back for diagnostic by center MC

### *OAM Frame Format*

The TS-1000 OAM (Operations, Administration, and Management) Frame Format is shown on the following page.

Bit	Command	Description
F0–F7	Preamble	1010 1010
C0	Conservation Delimiter	0
C1	Direction Delimiter	0: Upstream (from terminal MC to center MC) 1: Downstream (from center MC to terminal MC)
C2–C3	Configuration Delimiter	10: request 11:reponse 01: indication 00:reserved
C4–C7	Version	0000
C8–C15	Control signal	1000 0000: Start loop back test 0000 0000: Stop loop back test 0100 0000: Notify status
S0	Status	Power
S1		Optical
S2		UTP link
S3		MC
S4		Way for information
S5		Loop mode
S6		Terminal MC Link option
S7		Terminal MC Link Speed1
S8		Terminal MC Link Speed2
S9		Terminal MC Link Duplex
S10		Terminal MC Auto-Negotiation capability
S11		Multiple link partner
S12–S15	Reserve	All bits must be set "0"
M0–M23	Vendor code	
M24–M47	Model number	
E0–E7	FCS	Create FCS at this sub-layer (C0-M47)

Figure 1. TS-1000 OAM Frame Format




*Media Converter Modes*

TS-1000 Media Converter (MC) modes are selected and configured using hardware pins: MCHS and MCCS. The MC modes are summarized in the following table and are also shown in the Pin Description and I/O Assignment section.

(MCHS, MCCS)	Description
(0, 0)	Normal 3 port switch mode (3 MAC + 2 PHY) MC mode is disabled. Port 1 is either Fiber or UTP. Port 2 is UTP. Port 3 (MII) is enabled.
(0, 1)	Center MC mode (3 MAC + 2 PHY) MC mode is enabled. Port 1 is Fiber & has Center MC enabled. Port 2 is UTP. Port 3 (MII) is enabled.
(1, 0)	Terminal MC mode (2 MAC + 2 PHY) MC mode is enabled. Port 1 is Fiber & has Terminal MC enabled. Port 2 is UTP. Port 3 (MII) is disabled.
(1, 1)	Terminal MC mode (3 MAC + 2 PHY) MC mode is enabled. Port 1 is Fiber & has Terminal MC enabled. Port 2 is UTP. Port 3 (MII) is enabled.

**Table 1. TS-1000 Media Converter Mode Selection**

The following figure shows two KSZ8893FQLs connected in a typical center MC to terminal MC application.



**Figure 2. Typical TS-1000 Media Converter Application**

*MC Loop Back Operation*

TS-1000 MC loop back operation is initiated and enabled by the center MC. The terminal MC provides the loop back path to return the loop back packet back to the center MC. The KSZ8893FQL in terminal MC mode provides three loop back path options:

**Port 1 OPT**

- Receive loop back packet from center MC at RXP1/RXM1 input pins of port 1 (fiber).
- Turn around loop back packet at PMD/PMA of port 1 (fiber).
- Transmit loop back packet back to center MC from TXP1/TXM1 output pins of port 1 (fiber).

**Port 2 MAC**

- Receive loop back packet from center MC at RXP1/RXM1 input pins of port 1 (fiber).
- Turn around loop back packet at MAC of port 2 (copper).
- Transmit loop back packet back to center MC from TXP1/TXM1 output pins of port 1 (fiber).

**Port 2 UTP**

- Receive loop back packet from center MC at RXP1/RXM1 input pins of port 1 (fiber).
- Turn around loop back packet at PMD/PMA of port 2 (copper).
- Transmit loop back packet back to center MC from TXP1/TXM1 output pins of port 1 (fiber).




Figure 3. KSZ8893FQL MC Loop Back Paths