



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832


Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

## General Description

The KSZ8895MQ/RQ/FMQ is a highly-integrated, Layer 2 managed, five-port switch with numerous features designed to reduce system cost. Intended for cost-sensitive 10/100Mbps five-port switch systems with low power consumption, on-chip termination, and internal core power controllers, it supports high-performance memory bandwidth and shared memory-based switch fabric with non-blocking configuration. Its extensive feature set includes power management, programmable rate limit and priority ratio, tag/port-based VLAN, packets filtering, four-queue QoS prioritization, management interfaces, and MIB counters. The KSZ8895 family provides multiple CPU data interfaces to effectively address both current and emerging fast Ethernet applications when port 5 is configured to separate MAC5 with SW5-MII/RMII and PHY5 with P5-MII/RMII interfaces.

## Functional Diagram


**Note:**

SW5 indicates the MAC5 of the switch side, P5 indicates the PHY5 of the Port 5.

## Features

### Advanced Switch Features

- IEEE 802.1q VLAN support for up to 128 active VLAN groups (full-range 4096 of VLAN IDs).
- Static MAC table supports up to 32 entries.
- VLAN ID tag/untag options, per port basis
- IEEE 802.1p/q tag insertion or removal on a per port basis based on ingress port (egress).
- Programmable rate limiting at the ingress and egress on a per port basis.
- Jitter-free per packet based rate limiting support.
- Broadcast storm protection with percentage control (global and per port basis).
- IEEE 802.1d rapid spanning tree protocol RSTP support.
- Tail tag mode (1 byte added before FCS) support at Port 5 to inform the processor which ingress port receives the packet.
- 1.4Gbps high-performance memory bandwidth and shared memory-based switch fabric with fully non-blocking configuration.
- Dual MII with MAC5 and PHY5 on port 5, SW5-MII/RMII for MAC 5 and P5-MII/RMII for PHY 5.
- Enable/Disable option for huge frame size up to 2000 Bytes per frame.
- IGMP v1/v2 snooping (Ipv4) support for multicast packet filtering.
- IPv4/IPv6 QoS support.
- Support unknown unicast/multicast address and unknown VID packet filtering.
- Self-address filtering.

### Comprehensive Configuration Register Access

- Serial management interface (MDC/MDIO) to all PHYs registers and SMI interface (MDC/MDIO) to all registers.
- High speed SPI (up to 25MHz) and I<sup>2</sup>C master Interface to all internal registers.
- I/O pins strapping and EEPROM to program selective registers in unmanaged switch mode.
- Control registers configurable on the fly (port-priority, 802.1p/d/q, AN).

### QoS/CoS Packet Prioritization Support

- Per port, 802.1p and DiffServ-based.
- 1/2/4-queue QoS prioritization selection.
- Programmable weighted fair queuing for ratio control.
- Re-mapping of 802.1p priority field per port basis.

### Integrated Five-Port 10/100 Ethernet Switch

- New generation switch with five MACs and five PHYs with fully compliant with IEEE 802.3u standard.
- PHYS designed with patented enhanced mixed-signal technology.
- Non-blocking switch fabric assures fast packet delivery by utilizing a 1K MAC address lookup table and a store-and-forward architecture.

- On-chip 64Kbyte memory for frame buffering (not shared with 1K unicast address table).
- Full duplex IEEE 802.3x flow control (PAUSE) with force mode option.
- Half-duplex back pressure flow control.
- HP Auto MDI/MDI-X and IEEE Auto crossover support.
- SW-MII interface supports both MAC mode and PHY mode.
- 7-wire serial network interface (SNI) support for legacy MAC.
- Per port LED Indicators for link, activity, and 10/100 speed.
- Register port status support for link, activity, full/half duplex and 10/100 speed.
- On-chip terminations and internal biasing technology for cost down and lowest power consumption.

### Switch Monitoring Features

- Port mirroring/monitoring/sniffing: ingress and/or egress traffic to any port or MII.
- MIB counters for fully compliant statistics gathering 34 MIB counters per port.
- Loop-back support for MAC, PHY and remote diagnostic of failure.
- Interrupt for the link change on any ports.

### Low Power Dissipation

- Full-chip hardware power-down.
- Full-chip software power-down and per port software power down.
- Energy-detect mode support < 100mW full chip-power consumption when all ports have no activity.
- Very low full chip power consumption (<0.5W), without extra power consumption on transformers.
- Dynamic clock tree shutdown feature.
- Voltages: Single 3.3V supply with 3.3V VDDIO and Internal 1.2V LDO controller enabled, or external 1.2V LDO solution.
  - Analog VDDAT 3.3V only.
  - VDDIO support 3.3V, 2.5V and 1.8V.
  - Low 1.2V core power .
- 0.13μm CMOS technology.
- Commercial temperature range: 0°C to +70°C.
- Industrial Temperature Range: -40°C to +85°C.
- Available in 128-pin PQFP lead-free package.

### Applications

- VoIP phone
- Set-top/game box
- Automotive
- Industrial control
- IPTV POF
- SOHO residential gateway
- Broadband gateway/firewall/VPN
- Integrated DSL/cable modem
- Wireless LAN access point + gateway
- Standalone 10/100 switch

## Ordering Information

Part Number	Temperature Range	Package	Lead Finish/Grade
KSZ8895MQ	0°C to 70°C	128-Pin PQFP	Pb-Free/Commercial
KSZ8895MQI	-40°C to +85°C	128-Pin PQFP	Pb-Free/Industrial
KSZ8895RQ	0°C to 70°C	128-Pin PQFP	Pb-Free/Commercial
KSZ8895RQI	-40°C to +85°C	128-Pin PQFP	Pb-Free/Industrial
KSZ8895FMQ	0°C to 70°C	128-Pin PQFP	Pb-Free/Commercial
KSZ8895FMQI	-40°C to +85°C	128-Pin PQFP	Pb-Free/Industrial
KSZ8895MQ-EVAL	Evaluation Board for KSZ8895MQ		
KSZ8895RQ-EVAL	Evaluation Board for KSZ8895RQ		
KSZ8895FMQ-Eval	Evaluation Board for KSZ8895FMQ		

**Note:**

1. Please consult sales for the availability

## Revision History

Revision	Date	Description
1.0	09/13/10	Initial document created
1.1	11/16/10	Remove TMQ part
1.2	01/20/11	Update the ordering information and some data.
1.3	03/18/11	Update the register number, descriptions and correct typo error.
1.4	08/30/11	Correct typo error for package information and update some descriptions for SMI mode and IGMP and update register default values, pins type and some parameters.
1.5	02/24/12	Update descriptions for Pin, register 1 chip ID, port register, VLAN table and I2C master. Update the equation in the broadcast storm protection section. Update table of strap-in pins. Update the ordering information for RQ parts.
1.6	11/28/12	Update the ordering information for FMQ parts available. Correct typos. Update the operation rating to $\pm 5\%$ and TTL min/max I/O voltage in different VDDIO. Add register 165 for FMQ part with fiber mode. Update a note for pin 125 descriptions.
1.7	03/12/14	Change I/O from TTL to CMOS. Update SPI description from 127 to 255 for access registers. Update Register 6 offset. Update register offset mapping index. Correct typos. Updates timing data for MII PHY mode. Update the table of tail tag rules. Update description for Register 1 bits [7:4]. Update Table 8 from bit [57:55] to bit [58:56]. Update the port register control 2 bit [6] description (bits [20:16] change to bits [11:7]). Update Table 33. Add evaluation Board in ordering information table. Update a note for pin 126 descriptions.

## Contents

<b>System Level Applications</b> .....	13
<b>Pin Configuration</b> .....	15
<b>Pin Description</b> .....	16
<b>Pin for Strap-In Options</b> .....	23
<b>Introduction</b> .....	26
<b>Functional Overview: Physical Layer Transceiver</b> .....	26
100BASE-TX Transmit .....	26
100BASE-TX Receive .....	26
PLL Clock Synthesizer.....	27
Scrambler/Descrambler (100BASE-TX only) .....	27
100BASE-FX Operation.....	27
100BASE-FX Signal Detection .....	27
100BASE-FX Far End Fault.....	27
10BASE-T Transmit.....	27
10BASE-T Receive .....	27
MDI/MDI-X Auto Crossover .....	27
<i>Straight Cable</i> .....	28
<i>Crossover Cable</i> .....	29
Auto-Negotiation .....	29
On-Chip Termination Resistors .....	31
Internal 1.2V LDO Controller .....	31
<b>Functional Overview: Power Management</b> .....	31
Normal Operation Mode .....	31
Energy Detect Mode .....	32
Soft Power Down Mode .....	32
Power Saving Mode.....	32
Port-based Power Down Mode.....	32
<b>Functional Overview: Switch Core</b> .....	33
Address Look-Up .....	33
Learning .....	33
Migration .....	33
Aging .....	33
Forwarding .....	33
Switching Engine .....	33
Media Access Controller (MAC) Operation .....	33
<i>Inter-Packet Gap (IPG)</i> .....	34
<i>Backoff Algorithm</i> .....	34
<i>Late Collision</i> .....	34
<i>Illegal Frames</i> .....	34
<i>Flow Control</i> .....	34
<i>Half-Duplex Back Pressure</i> .....	37
<i>Broadcast Storm Protection</i> .....	37
MII Interface Operation .....	38

---

Port 5 PHY 5 P5-MII/RMII Interface.....	38
Port 5 MAC 5 SW5-MII Interface for the KSZ8895MQ/FMQ .....	39
Port 5 MAC 5 Switch SW5-RMII Interface for the KSZ8895RQ .....	40
SNI Interface Operation .....	41
<b>Advanced Functionality.....</b>	<b>42</b>
QoS Priority Support .....	42
<i>Port-Based Priority</i> .....	42
<i>802.1p-Based Priority</i> .....	42
<i>DiffServ-Based Priority</i> .....	43
Spanning Tree Support.....	43
Rapid Spanning Tree Support .....	44
Tail Tagging Mode .....	45
IGMP Support .....	46
Port Mirroring Support .....	46
VLAN Support.....	46
Rate Limiting Support .....	47
<i>Ingress Rate Limit</i> .....	47
<i>Egress Rate Limit</i> .....	48
<i>Transmit Queue Ratio Programming</i> .....	48
Filtering for Self-Address, Unknown Unicast/Multicast Address and Unknown VID Packet/IP Multicast .....	48
Configuration Interface .....	48
<i>I<sup>2</sup>C Master Serial Bus Configuration</i> .....	48
<i>SPI Slave Serial Bus Configuration</i> .....	49
<i>MII Management Interface (MIIM)</i> .....	52
<i>Serial Management Interface (SMI)</i> .....	52
<b>Register Description .....</b>	<b>54</b>
Global Registers .....	56
<i>Register 0 (0x00): Chip ID0</i> .....	56
<i>Register 1 (0x01): Chip ID1 / Start Switch</i> .....	56
<i>Register 2 (0x02): Global Control 0</i> .....	56
<i>Register 3 (0x03): Global Control 1</i> .....	57
<i>Register 4 (0x04): Global Control 2</i> .....	58
<i>Register 5 (0x05): Global Control 3</i> .....	59
<i>Register 6 (0x06): Global Control 4</i> .....	60
<i>Register 7 (0x07): Global Control 5</i> .....	61
<i>Register 8 (0x08): Global Control 6</i> .....	61
<i>Register 9 (0x09): Global Control 7</i> .....	61
<i>Register 10 (0x0A): Global Control 8</i> .....	62
<i>Register 11 (0x0B): Global Control 9</i> .....	62
<i>Register 12 (0x0C): Global Control 10</i> .....	63
<i>Register 13 (0x0D): Global Control 11</i> .....	63
<i>Register 14 (0x0E): Power Down Management Control 1</i> .....	63
<i>Register 15 (0x0F): Power Down Management Control 2</i> .....	64

---

Port Registers .....	65
<i>Register 16 (0x10): Port 1 Control 0.....</i>	65
<i>Register 32 (0x20): Port 2 Control 0.....</i>	65
<i>Register 48 (0x30): Port 3 Control 0.....</i>	65
<i>Register 64 (0x40): Port 4 Control 0.....</i>	65
<i>Register 80 (0x50): Port 5 Control 0.....</i>	65
<i>Register 17 (0x11): Port 1 Control 1.....</i>	66
<i>Register 33 (0x21): Port 2 Control 1.....</i>	66
<i>Register 49 (0x31): Port 3 Control 1.....</i>	66
<i>Register 65 (0x41): Port 4 Control 1.....</i>	66
<i>Register 81 (0x51): Port 5 Control 1.....</i>	66
<i>Register 18 (0x12): Port 1 Control 2.....</i>	67
<i>Register 34 (0x22): Port 2 Control 2.....</i>	67
<i>Register 50 (0x32): Port 3 Control 2.....</i>	67
<i>Register 66 (0x42): Port 4 Control 2.....</i>	67
<i>Register 82 (0x52): Port 5 Control 2.....</i>	67
<i>Register 19 (0x13): Port 1 Control 3.....</i>	68
<i>Register 35 (0x23): Port 2 Control 3.....</i>	68
<i>Register 51 (0x33): Port 3 Control 3.....</i>	68
<i>Register 67 (0x43): Port 4 Control 3.....</i>	68
<i>Register 83 (0x53): Port 5 Control 3.....</i>	68
<i>Register 20 (0x14): Port 1 Control 4.....</i>	68
<i>Register 36 (0x24): Port 2 Control 4.....</i>	68
<i>Register 52 (0x34): Port 3 Control 4.....</i>	68
<i>Register 68 (0x44): Port 4 Control 4.....</i>	68
<i>Register 84 (0x54): Port 5 Control 4.....</i>	68
<i>Register 87 (0x57): RMII Management Control Register .....</i>	68
<i>Register 25 (0x19): Port 1 Status 0 .....</i>	69
<i>Register 41 (0x29): Port 2 Status 0 .....</i>	69
<i>Register 57 (0x39): Port 3 Status 0 .....</i>	69
<i>Register 73 (0x49): Port 4 Status 0 .....</i>	69
<i>Register 89 (0x59): Port 5 Status 0 .....</i>	69
<i>Register 26 (0x1A): Port 1 PHY Special Control/Status.....</i>	69
<i>Register 42 (0x2A): Port 2 PHY Special Control/Status.....</i>	69
<i>Register 58 (0x3A): Port 3 PHY Special Control/Status.....</i>	69
<i>Register 74 (0x4A): Port 4 PHY Special Control/Status.....</i>	69
<i>Register 90 (0x5A): Port 5 PHY Special Control/Status.....</i>	69
<i>Register 27 (0x1B): Reserved .....</i>	70
<i>Register 43 (0x2B): Reserved .....</i>	70
<i>Register 59 (0x3B): Reserved .....</i>	70
<i>Register 75 (0x4B): Reserved .....</i>	70
<i>Register 91 (0x5B): Reserved .....</i>	70
<i>Register 28 (0x1C): Port 1 Control 5 .....</i>	70
<i>Register 44 (0x2C): Port 2 Control 5 .....</i>	70

---

<i>Register 60 (0x3C): Port 3 Control 5 .....</i>	70
<i>Register 76 (0x4C): Port 4 Control 5 .....</i>	70
<i>Register 92 (0x5C): Port 5 Control 5 .....</i>	70
<i>Register 29 (0x1D): Port 1 Control 6 .....</i>	71
<i>Register 45 (0x2D): Port 2 Control 6 .....</i>	71
<i>Register 61 (0x3D): Port 3 Control 6 .....</i>	71
<i>Register 77 (0x4D): Port 4 Control 6 .....</i>	71
<i>Register 93 (0x5D): Port 5 Control 6 .....</i>	71
<i>Register 30 (0x1E): Port 1 Status 1 .....</i>	72
<i>Register 46 (0x2E): Port 2 Status 1 .....</i>	72
<i>Register 62 (0x3E): Port 3 Status 1 .....</i>	72
<i>Register 78 (0x4E): Port 4 Status 1 .....</i>	72
<i>Register 94 (0x5E): Port 5 Status 1 .....</i>	72
<i>Register 31 (0x1F): Port 1 Control 7 and Status 2 .....</i>	72
<i>Register 47 (0x2F): Port 2 Control 7 and Status 2 .....</i>	72
<i>Register 63 (0x3F): Port 3 Control 7 and Status 2 .....</i>	72
<i>Register 79 (0x4F): Port 4 Control 7 and Status 2 .....</i>	72
<i>Register 95 (0x5F): Port 5 Control 7 and Status 2 .....</i>	72
<b>Advanced Control Registers .....</b>	<b>73</b>
<i>Register 104 (0x68): MAC Address Register 0 .....</i>	73
<i>Register 105 (0x69): MAC Address Register 1 .....</i>	73
<i>Register 106 (0x6A): MAC Address Register 2 .....</i>	73
<i>Register 107 (0x6B): MAC Address Register 3 .....</i>	73
<i>Register 108 (0x6C): MAC Address Register 4 .....</i>	73
<i>Register 109 (0X6D): MAC Address Register 5 .....</i>	73
<i>Register 110 (0x6E): Indirect Access Control 0 .....</i>	74
<i>Register 111 (0x6F): Indirect Access Control 1 .....</i>	74
<i>Register 112 (0x70): Indirect Data Register 8 .....</i>	75
<i>Register 113 (0x71): Indirect Data Register 7 .....</i>	75
<i>Register 114 (0x72): Indirect Data Register 6 .....</i>	75
<i>Register 115 (0x73): Indirect Data Register 5 .....</i>	75
<i>Register 116 (0x74): Indirect Data Register 4 .....</i>	75
<i>Register 117 (0x75): Indirect Data Register 3 .....</i>	75
<i>Register 118 (0x76): Indirect Data Register 2 .....</i>	75
<i>Register 119 (0x77): Indirect Data Register 1 .....</i>	75
<i>Register 120 (0x78): Indirect Data Register 0 .....</i>	75
<i>Register 124 (0x7C): Interrupt Status Register .....</i>	75
<i>Register 125 (0x7D): Interrupt Mask Register .....</i>	76
<i>Register 128 (0x80): Global Control 12 .....</i>	76
<i>Register 129 (0x81): Global Control 13 .....</i>	76
<i>Register 130 (0x82): Global Control 14 .....</i>	77
<i>Register 131 (0x83): Global Control 15 .....</i>	77
<i>Register 132 (0x84): Global Control 16 .....</i>	78
<i>Register 133(0x85): Global Control 17 .....</i>	78

---

---

<i>Register 134 (0x86): Global Control 18</i> .....	78
<i>Register 135 (0x87): Global Control 19</i> .....	79
<i>Register 144 (0x90): TOS Priority Control Register 0</i> .....	79
<i>Register 145 (0x91): TOS Priority Control Register 1</i> .....	80
<i>Register 146 (0x92): TOS Priority Control Register 2</i> .....	80
<i>Register 147 (0x93): TOS Priority Control Register 3</i> .....	80
<i>Register 148 (0x94): TOS Priority Control Register 4</i> .....	80
<i>Register 149 (0x95): TOS Priority Control Register 5</i> .....	81
<i>Register 150 (0x96): TOS Priority Control Register 6</i> .....	81
<i>Register 151 (0x97): TOS Priority Control Register 7</i> .....	81
<i>Register 152 (0x98): TOS Priority Control Register 8</i> .....	81
<i>Register 153 (0x99): TOS Priority Control Register 9</i> .....	81
<i>Register 154 (0x9A): TOS Priority Control Register 10</i> .....	81
<i>Register 155 (0x9B): TOS Priority Control Register 11</i> .....	81
<i>Register 156 (0x9C): TOS Priority Control Register 12</i> .....	82
<i>Register 157 (0x9D): TOS Priority Control Register 13</i> .....	82
<i>Register 158 (0x9E): TOS Priority Control Register 14</i> .....	82
<i>Register 159 (0x9F): TOS Priority Control Register 15</i> .....	82
<i>Register 165 (0xA5): Fiber Control Register</i> .....	82
<i>Register 176 (0xB0): Port 1 Control 8</i> .....	83
<i>Register 192 (0xC0): Port 2 Control 8</i> .....	83
<i>Register 208 (0xD0): Port 3 Control 8</i> .....	83
<i>Register 224 (0xE0): Port 4 Control 8</i> .....	83
<i>Register 240 (0xF0): Port 5 Control 8</i> .....	83
<i>Register 177 (0xB1): Port 1 Control 9</i> .....	84
<i>Register 193 (0xC1): Port 2 Control 9</i> .....	84
<i>Register 209 (0xD1): Port 3 Control 9</i> .....	84
<i>Register 225 (0xE1): Port 4 Control 9</i> .....	84
<i>Register 241 (0xF1): Port 5 Control 9</i> .....	84
<i>Register 178 (0xB2): Port 1 Control 10</i> .....	85
<i>Register 194 (0xC2): Port 2 Control 10</i> .....	85
<i>Register 210 (0xD2): Port 3 Control 10</i> .....	85
<i>Register 226 (0xE2): Port 4 Control 10</i> .....	85
<i>Register 242 (0xF2): Port 5 Control 10</i> .....	85
<i>Register 179 (0xB3): Port 1 Control 11</i> .....	85
<i>Register 195 (0xC3): Port 2 Control 11</i> .....	85
<i>Register 211 (0xD3): Port 3 Control 11</i> .....	85
<i>Register 227 (0xE3): Port 4 Control 11</i> .....	85
<i>Register 243 (0xF3): Port 5 Control 11</i> .....	85
<i>Register 180 (0xB4): Port 1 Control 12</i> .....	85
<i>Register 196 (0xC4): Port 2 Control 12</i> .....	85
<i>Register 212 (0xD4): Port 3 Control 12</i> .....	85
<i>Register 228 (0xE4): Port 4 Control 12</i> .....	85
<i>Register 244 (0xF4): Port 5 Control 12</i> .....	85

---

---

Register 181 (0xB5): Port 1 Control 13 .....	86
Register 197 (0xC5): Port 2 Control 13 .....	86
Register 213 (0xD5): Port 3 Control 13 .....	86
Register 229 (0xE5): Port 4 Control 13 .....	86
Register 245 (0xF5): Port 5 Control 13.....	86
Register 182 (0xB6): Port 1 Rate Limit Control .....	86
Register 198 (0xC6): Port 2 Rate Limit Control.....	86
Register 214 (0xD6): Port 3 Rate Limit Control.....	86
Register 230 (0xE6): Port 4 Rate Limit Control.....	86
Register 246 (0xF6): Port 5 Rate Limit Control .....	86
Register 183 (0xB7): Port 1 Priority 0 Ingress Limit Control 1.....	87
Register 199 (0xC7): Port 2 Priority 0 Ingress Limit Control 1 .....	87
Register 215 (0xD7): Port 3 Priority 0 Ingress Limit Control 1 .....	87
Register 231 (0xE7): Port 4 Priority 0 Ingress Limit Control 1.....	87
Register 247 (0xF7): Port 5 Priority 0 Ingress Limit Control 1 .....	87
Register 184 (0xB8): Port 1 Priority 1 Ingress Limit Control 2.....	87
Register 200 (0xC8): Port 2 Priority 1 Ingress Limit Control 2 .....	87
Register 216 (0xD8): Port 3 Priority 1 Ingress Limit Control 2 .....	87
Register 232 (0xE8): Port 4 Priority 1 Ingress Limit Control 2.....	87
Register 248 (0xF8): Port 5 Priority 1 Ingress Limit Control 2.....	87
Register 185 (0xB9): Port 1 Priority 2 Ingress Limit Control 3.....	87
Register 201 (0xC9): Port 2 Priority 2 Ingress Limit Control 3 .....	87
Register 217 (0xD9): Port 3 Priority 2 Ingress Limit Control 3 .....	87
Register 233 (0xE9): Port 4 Priority 2 Ingress Limit Control 3.....	87
Register 249 (0xF9): Port 5 Priority 2 Ingress Limit Control 3.....	87
Register 186 (0xBA): Port 1 Priority 3 Ingress Limit Control 4.....	87
Register 202 (0xCA): Port 2 Priority 3 Ingress Limit Control 4.....	87
Register 218 (0xDA): Port 3 Priority 3 Ingress Limit Control 4 .....	87
Register 234 (0xEA): Port 4 Priority 3 Ingress Limit Control 4 .....	87
Register 250 (0xFA): Port 5 Priority 3 Ingress Limit Control 4 .....	87
Register 187 (0xBB): Port 1 Queue 0 Egress Limit Control 1 .....	88
Register 203 (0xCB): Port 2 Queue 0 Egress Limit Control 1 .....	88
Register 219 (0xDB): Port 3 Queue 0 Egress Limit Control 1 .....	88
Register 235 (0xEB): Port 4 Queue 0 Egress Limit Control 1 .....	88
Register 251 (0xFB): Port 5 Queue 0 Egress Limit Control 1 .....	88
Register 188 (0xBC) : Port 1 Queue 1 Egress Limit Control 2 .....	88
Register 204 (0xCC) : Port 2 Queue 1 Egress Limit Control 2 .....	88
Register 220 (0xDC) : Port 3 Queue 1 Egress Limit Control 2 .....	88
Register 236 (0xEC) : Port 4 Queue 1 Egress Limit Control 2 .....	88
Register 252 (0xFC) : Port 5 Queue 1 Egress Limit Control 2 .....	88
Register 189 (0xBD): Port 1 Queue 2 Egress Limit Control 3 .....	88
Register 205 (0xCD): Port 2 Queue 2 Egress Limit Control 3 .....	88
Register 221 (0xDD): Port 3 Queue 2 Egress Limit Control 3.....	88
Register 237 (0xED): Port 4 Queue 2 Egress Limit Control 3 .....	88

---

<i>Register 253 (0xFD): Port 5 Queue 2 Egress Limit Control 3</i> .....	88
<i>Register 190 (0xBE) : Port 1 Queue 3 Egress Limit Control 4</i> .....	89
<i>Register 206 (0xCE) : Port 2 Queue 3 Egress Limit Control 4</i> .....	89
<i>Register 222 (0xDE) : Port 3 Queue 3 Egress Limit Control 4</i> .....	89
<i>Register 238 (0xEE): Port 4 Queue 3 Egress Limit Control 4</i> .....	89
<i>Register 254 (0xFE): Port 5 Queue 3 Egress Limit Control 4</i> .....	89
<b>Data Rate Selection Table in 100BT</b> .....	90
<b>Data Rate Selection Table in 10BT</b> .....	90
<i>Register 191(0xBF): Testing Register</i> .....	91
<i>Register 207(0xCF): Reserved Control Register</i> .....	91
<i>Register 223(0xDF): Test Register 2</i> .....	91
<i>Register 239(0xEF): Test Register 3</i> .....	91
<i>Register 255(0xFF): Testing Register4</i> .....	91
<b>Static MAC Address Table</b> .....	92
<b>VLAN Table</b> .....	94
<b>Dynamic MAC Address Table</b> .....	96
<b>MIB (Management Information Base) Counters</b> .....	97
<b>MIIM Registers</b> .....	100
Register 0h: MII Control.....	100
Register 1h: MII Status .....	101
Register 2h: PHYID HIGH .....	101
Register 3h: PHYID LOW .....	101
Register 4h: Advertisement Ability.....	101
Register 5h: Link Partner Ability .....	102
Register 1dh: Reserved .....	102
Register 1fh: PHY Special Control/Status .....	102
<b>Absolute Maximum Ratings</b> .....	104
<b>Operating Ratings</b> .....	104
<b>Electrical Characteristics</b> .....	104
<b>Timing Diagrams</b> .....	106
EEPROM Timing.....	106
SNI Timing .....	107
MII Timing .....	108
RMII Timing.....	110
SPI Timing .....	111
Auto-Negotiation Timing .....	113
MDC/MDIO Timing.....	114
Reset Timing.....	115
Reset Circuit Diagram.....	116
<b>Selection of Isolation Transformer</b> .....	117
<b>Selection of Reference Crystal</b> .....	117
<b>Package Information<sup>(1)</sup></b> .....	118


## List of Figures

Figure 1. Broadband Gateway .....	13
Figure 2. Integrated Broadband Router .....	13
Figure 3. Standalone Switch .....	14
Figure 4. Using KSZ8895FMQ for Dual Media Converter .....	14
Figure 5. KSZ8895MQ/RQ/FMQ 128-Pin PQFP Pins Configuration.....	15
Figure 6. Typical Straight Cable Connection .....	28
Figure 7. Typical Crossover Cable Connection .....	29
Figure 8. Auto-Negotiation .....	30
Figure 9. Destination Address Lookup Flow Chart, Stage 1 .....	35
Figure 10. Destination Address Resolution Flow Chart, Stage 2.....	36
Figure 11. 802.1p Priority Field Format.....	42
Figure 12. Tail Tag Frame Format .....	45
Figure 13. KSZ8895MQ/RQ/FMQ EEPROM Configuration Timing Diagram.....	49
Figure 14. SPI Write Data Cycle .....	50
Figure 15. SPI Read Data Cycle .....	50
Figure 16. SPI Multiple Write .....	51
Figure 17. SPI Multiple Read .....	51
Figure 18. EEPROM Interface Input Receive Timing Diagram.....	106
Figure 19. EEPROM Interface Output Transmit Timing Diagram.....	106
Figure 20. SNI Input Timing .....	107
Figure 21. SNI Output Timing .....	107
Figure 22. MAC Mode MII Timing – Data Received from MII .....	108
Figure 23. MAC Mode MII Timing – Data Transmitted from MII .....	108
Figure 24. PHY Mode MII Timing – Data Received from MII.....	109
Figure 25. PHY Mode MII Timing – Data Transmitted from MII.....	109
Figure 26. RMII Timing – Data Received from RMII .....	110
Figure 27. RMII Timing – Data Transmitted to RMII .....	110
Figure 28. SPI Input Timing .....	111
Figure 29. SPI Output Timing.....	112
Figure 30. Auto-Negotiation Timing .....	113
Figure 31. MDC/MDIO Timing.....	114
Figure 32. Reset Timing .....	115
Figure 33. Recommended Reset Circuit .....	116
Figure 34. Recommended Circuit for Interfacing with CPU/FPGA Reset.....	116


## List of Tables

Table 1. MDI/MDI-X Pin Definitions .....	28
Table 2. Internal Function Block Status .....	31
Table 3. Port 5 PHY P5-MII/RMII Signals .....	38
Table 4. Switch MAC5 MII Signals .....	39
Table 5. Port 5 MAC5 SW5-RMII Connection.....	41
Table 6. SNI Signals.....	41
Table 7. Tail Tag Rules .....	45
Table 8. FID+DA Look-Up in the VLAN Mode .....	47
Table 9. FID+SA Look-Up in the VLAN Mode.....	47
Table 10. SPI Connections .....	50
Table 11. MII Management Interface Frame Format .....	52
Table 12. Serial Management Interface (SMI) Frame Format .....	52
Table 13. 100BT Rate Selection for the Rate limit.....	90
Table 14. 10BT Rate Selection for the Rate Limit.....	90
Table 15. Static MAC Address Table .....	92
Table 16. VLAN Table .....	94
Table 17. VLAN ID and Indirect Registers .....	95
Table 18. Dynamic MAC Address Table .....	96
Table 19. Port1 MIB Counter Indirect Memory Offers.....	97
Table 20. Format of “Per Port” MIB Counter .....	98
Table 21. All Port Dropped Packet MIB Counters.....	98
Table 22. Format of “All Dropped Packet” MIB Counter .....	98
Table 23. EEPROM Timing Parameters .....	106
Table 24. SNI Timing Parameters.....	107
Table 25. MAC Mode MII Timing Parameters.....	108
Table 26. PHY Mode MII Timing Parameters .....	109
Table 27. RMII Timing Parameters .....	110
Table 28. SPI Input Timing Parameters .....	111
Table 29. SPI Output Timing Parameters .....	112
Table 30. Auto-Negotiation Timing Parameters.....	113
Table 31. MDC/MDIO Typical Timing Parameters.....	114
Table 32. Reset Timing Parameters .....	115
Table 33. Transformer Selection Criteria .....	117
Table 34. Qualified Magnetic Vendors .....	117
Table 35. Typical Reference Crystal Characteristics .....	117

## System Level Applications



**Figure 1. Broadband Gateway**



**Figure 2. Integrated Broadband Router**




Figure 3. Standalone Switch





Figure 4. Using KSZ8895FMQ for Dual Media Converter

## Pin Configuration



**Figure 5. KSZ8895MQ/RQ/FMQ 128-Pin PQFP Pins Configuration**

## Pin Description

Pin Number	Pin Name	Type <sup>(1)</sup>	Port	Pin Function <sup>(2)</sup>
1	MDI-XDIS	IPD	1 – 5	Disable auto MDI/MDI-X. PD (default) = normal operation. PU = disable auto MDI/MDI-X on all ports.
2	GNDA	GND		Analog ground.
3	VDDAR	P		1.2V analog V <sub>DD</sub> .
4	RXP1	I	1	Physical receive signal + (differential).
5	RXM1	I	1	Physical receive signal - (differential).
6	GNDA	GND		Analog ground.
7	TXP1	O	1	Physical transmit signal + (differential).
8	TXM1	O	1	Physical transmit signal - (differential).
9	VDDAT	P		3.3V analog V <sub>DD</sub> .
10	RXP2	I	2	Physical receive signal + (differential).
11	RXM2	I	2	Physical receive signal - (differential).
12	GNDA	GND		Analog ground.
13	TXP2	O	2	Physical transmit signal + (differential).
14	TXM2	O	2	Physical transmit signal - (differential).
15	VDDAR	P		1.2V analog V <sub>DD</sub> .
16	GNDA	GND		Analog ground.
17	ISET			Set physical transmit output current. Pull-down with a 12.4kΩ1% resistor.
18	VDDAT	P		3.3V analog V <sub>DD</sub> .
19	RXP3	I	3	Physical receive signal + (differential).
20	RXM3	I	3	Physical receive signal - (differential).
21	GNDA	GND		Analog ground.
22	TXP3	O	3	Physical transmit signal + (differential).
23	TXM3	O	3	Physical transmit signal – (differential).
24	VDDAT	P		3.3V analog V <sub>DD</sub> .
25	RXP4	I	4	Physical receive signal + (differential).
26	RXM4	I	4	Physical receive signal - (differential).
27	GNDA	GND		Analog ground.
28	TXP4	O	4	Physical transmit signal + (differential).
29	TXM4	O	4	Physical transmit signal - (differential).
30	GNDA	GND		Analog ground.
31	VDDAR	P		1.2V analog V <sub>DD</sub> .
32	RXP5	I	5	Physical receive signal + (differential).
33	RXM5	I	5	Physical receive signal - (differential).
34	GNDA	GND		Analog ground.
35	TXP5	O	5	Physical transmit signal + (differential).
36	TXM5	O	5	Physical transmit signal - (differential).
37	VDDAT	P		3.3V analog V <sub>DD</sub> .
38	FXSD3	IPD	3	FMQ: Fiber signal detect pin for Port 3. MQ/RQ: no connection.

**Pin Description (Continued)**

Pin Number	Pin Name	Type <sup>(1)</sup>	Port	Pin Function <sup>(2)</sup>
39	FXSD4	IPD	4	FMQ: Fiber signal detect pin for Port 4. MQ/RQ: no connection.
40	NC	NC		No connect.
41	NC	NC		No connect.
42	NC	NC		No connect.
43	NC	NC		No connect.
44	NC	NC		No connect.
45	NC	NC		No connect.
46	NC	NC		No connect.
47	PWRDN_N	IPU		Full-chip power down. Active low.
48	INTR_N	OPU		Interrupt. This pin is Open-Drain output pin.
49	GNDD	GND		Digital ground.
50	VDDC	P		1.2V digital core V <sub>DD</sub> .
51	PMTXEN	IPD	5	PHY[5] MII/RMII transmit enable.
52	PMTXD3	IPD	5	MQ/FMQ: PHY[5] MII transmit bit 3. RQ: no connection for RMII.
53	PMTXD2	IPD	5	MQ/FMQ: PHY[5] MII transmit bit 2. RQ: no connection for RMII.
54	PMTXD1	IPD	5	PHY[5] MII/RMII transmit bit 1.
55	PMTXD0	IPD	5	PHY[5] MII/RMII transmit bit 0.
56	PMTXER	IPD	5	MQ/FMQ: PHY[5] MII transmit error. RQ: no connection for RMII.
57	PMTXC/PMREFCLK	I/O	5	MQ/FMQ: Output PHY[5] MII transmit clock RQ: Input PHY[5] RMII reference clock, 50MHz ±50ppm, the 50MHz clock comes from PMRXC Pin 60.
58	GNDD	GND		Digital ground.
59	VDDIO	P		3.3V, 2.5V or 1.8V digital V <sub>DD</sub> for digital I/O circuitry.
60	PMRXC	I/O	5	MQ/FMQ: Output PHY[5] MII receive clock. RQ: Output PHY[5] RMII reference clock, this clock is used when opposite doesn't provide RMII 50MHz clock or the system doesn't provide an external 50MHz clock for the P5-RMII interface.
61	PMRXDV/PMCRSDV	IPD/O	5	MQ/FMQ: PMRXDV is for PHY[5] MII receive data valid. RQ: PMCRSDV is for PHY[5] RMII Carrier Sense/Receive Data Valid Output.
62	PMRXD3	IPD/O	5	MQ/FMQ: PHY[5] MII receive bit 3. RQ: no connection for RMII. Strap option: PD (default) = enable flow control. PU = disable flow control.
63	PMRXD2	IPD/O	5	MQ/FMQ: PHY[5] MII receive bit 2. RQ: no connection for RMII. Strap option: PD (default) = disable back pressure. PU = enable back pressure.

**Pin Description (Continued)**

Pin Number	Pin Name	Type <sup>(1)</sup>	Port	Pin Function <sup>(2)</sup>
64	PMRXD1	IPD/O	5	PHY[5] MII/RMII receive bit 1. Strap option: PD (default) = drop excessive collision packets. PU = does not drop excessive collision packets.
65	PMRXD0	IPD/O	5	PHY[5] MII/RMII receive bit 0. Strap option: PD (default) = disable aggressive back-off algorithm in half-duplex mode. PU = enable for performance enhancement.
66	PMRXER	IPD/O	5	MQ/FMQ:PHY[5] MII receive error RQ: no connection for RMII Strap option: PD (default) = packet size 1518/1522 bytes. PU = 1536 bytes.
67	PCRS	IPD/O	5	MQ/FMQ: PHY[5] MII carrier sense. RQ: no connection for RMII. Strap option for port 4 only. PD (default) = force half-duplex if auto-negotiation is disabled or fails. PU = force full-duplex if auto negotiation is disabled or fails. Refer to Register 76.
68	PCOL	IPD/O	5	MQ/FMQ: PHY[5] MII collision detect. RQ: no connection. Strap option for port 4 only. PD (default) = no force flow control, normal operation. PU = force flow control. Refer to Register 66.
69	SMTXEN	IPD		Port 5 Switch MII/RMII transmit enable.
70	SMTXD3	IPD		MQ/FMQ: Port 5 Switch MII transmit bit 3. RQ: no connection for RMII.
71	SMTXD2	IPD		MQ/FMQ: Port 5 Switch MII transmit bit 2. RQ: no connection for RMII.
72	SMTXD1	IPD		Port 5 Switch MII/RMII transmit bit 1.
73	SMTXD0	IPD		Port 5 Switch MII/RMII transmit bit 0.
74	SMTXER	IPD		MQ/FMQ: Port 5 Switch MII transmit error. RQ: no connection for RMII.
75	SMTXC/SMREFCLK	I/O		MQ/FMQ: Port 5 Switch MII transmit clock, Input: SW5-MII MAC mode, Output: SW5-MII PHY modes. RQ: Input SW5-RMII 50MHz +/-50ppm reference clock. The 50MHz clock comes from SMRXC Pin 78 when the device is the clock mode which the device's clock comes from 25MHz crystal/oscillator from pins X1/X2. Or the 50MHz clock comes from external 50MHz clock source when the device is the normal mode which the device's clock source comes from SMTXC pin not from X1/X2 pins.
76	GNDD	GND		Digital ground.
77	VDDIO	P		3.3V, 2.5V or 1.8V digital V <sub>DD</sub> for digital I/O circuitry.

## Pin Description (Continued)

Pin Number	Pin Name	Type <sup>(1)</sup>	Port	Pin Function <sup>(2)</sup>
78	SMRXC	I/O		MQ/FMQ: Port 5 Switch MII receive clock, Input: SW5-MII MAC mode, Output: SW5-MII PHY mode. RQ: Output SW5-RMII 50MHz clock, this clock is used when opposite doesn't provide RMII reference clock or the system doesn't provide an external 50MHz clock for the RMII interface.
79	SMRXDV/SMCRSDV	IPD/O		MQ/FMQ: SMRXDV is for Switch MAC5 MII receive data valid. RQ: SMCRSDV is for MAC5 RMII Carrier Sense/Receive Data Valid Output.
80	SMRXD3	IPD/O		MQ/FMQ: Port 5 Switch MII receive bit 3. RQ: no connection for RMII Strap option: PD (default) = Disable Switch SW5-MII full-duplex flow control PU = Enable Switch SW5-MII full-duplex flow control.
81	SMRXD2	IPD/O		MQ/FMQ: Port 5 Switch MII receive bit 2. RQ: no connection for RMII Strap option: PD (default) = Switch SW5-MII in full-duplex mode; PU = Switch SW5-MII in half-duplex mode.
82	SMRXD1	IPD/O		Port 5 Switch MII/RMII receive bit 1. Strap option: PD (default) = Port 5 Switch SW5-MII in 100Mbps mode. PU = Switch SW5-MII in 10Mbps mode.
83	SMRXD0	IPD/O		Port 5 Switch MII/RMII receive bit 0. Strap option: LED mode PD (default) = mode 0; PU = mode 1. See "Register 11." Mode 0, link at: 100/Full LEDx[2,1,0] = 0, 0, 0 100/Half LEDx[2,1,0] = 0, 1, 0 10/Full LEDx[2,1,0] = 0, 0, 1 10/Half LEDx[2,1,0] = 0, 1, 1 Mode 1, link at: 100/Full LEDx[2,1,0] = 0, 1, 0 100/Half LEDx[2,1,0] = 0, 1, 1 10/Full LEDx[2,1,0] = 1, 0, 0 10/Half LEDx[2,1,0] = 1, 0, 1
				Mode 0 Mode 1
				LEDX_2 Lnk/Act 100Lnk/Act
				LEDX_1 Fulld/Col 10Lnk/Act
				LEDX_0 Speed Full duplex
84	SCOL	IPD/O		MQ/FMQ: Port 5 Switch MII collision detect, Input: SW5-MII MAC modes, Output: SW5-MII PHY modes. RQ: no connection for RMII
85	SCRS	IPD/O		MQ/FMQ: Port 5 Switch MII modes carrier sense, Input: SW5-MII MAC modes, Output: SW5-MII PHY modes. RQ: no connection for RMII

**Pin Description (Continued)**

Pin Number	Pin Name	Type <sup>(1)</sup>	Port	Pin Function <sup>(2)</sup>
86	SCONF1	IPD		Pins 91, 86, and 87 are dual MII/RMII configuration pins for the Port 5 MAC5 MII/RMII and PHY[5] MII/RMII. SW5-MII supports both MAC mode and PHY modes. P5-MII supports PHY mode only. See pins configuration below.
				<b>Pin# (91, 86, 87)</b>
				<b>Port 5 Switch MAC5 SW5- MII/RMII</b>
				000 Disable, Otri
				001 PHY Mode MII, or RMII
				010 MAC Mode MII, or RMII
				011 PHY Mode SNI
				100 Disable (default)
				101 PHY Mode MII or RMII
				110 MAC Mode MII or RMII
				111 PHY Mode SNI
87	SCONF0	IPD		Dual MII/RMII configuration pin. See pin 86 descriptions.
88	GNDD	GND		Digital ground.
89	VDDC	P		1.2V digital core V <sub>DD</sub> .
90	LED5-2	IPU/O	5	LED indicator 2. Strap option: Aging setup. See "Aging" section. PU (default) = aging enable PD = aging disable.
91	LED5-1	IPU/O	5	LED indicator 1. Strap option: PU (default): enable PHY[5] MII I/F. PD: tristate all PHY[5] MII output. See "Pin 86 SCONF1."
92	LED5-0	IPU/O	5	LED indicator 0. Strap option for port 4 only. PU (default) = Enable auto-negotiation. PD = Disable auto-negotiation. Strap to register76 bit[7].
93	LED4-2	IPU/O	4	LED indicator 2.
94	LED4-1	IPU/O	4	LED indicator 1.
95	LED4-0	IPU/O	4	LED indicator 0. Strap option: PU (default) = Normal mode. PD = Energy Detection mode (EDPD mode) Strap to register 14 bits[4:3]
96	LED3-2	IPU/O	3	LED indicator 2.
97	LED3-1	IPU/O	3	LED indicator 1.
98	LED3-0	IPU/O	3	LED indicator 0. Strap option: PU (default) = Select I/O drive strength (8mA); PD = Select I/O drive strength (12mA). Strap to register132 bit[7-6].
99	GNDD	GND		Digital ground.

**Pin Description (Continued)**

Pin Number	Pin Name	Type <sup>(1)</sup>	Port	Pin Function <sup>(2)</sup>
100	VDDIO	P		3.3V, 2.5V or 1.8V digital V <sub>DD</sub> for digital I/O circuitry.
101	LED2-2	IPU/O	2	LED indicator 2. Strap option for RQ only: PU (default) = Select the device as clock mode in SW5-RMII, 25MHz crystal/oscillator to X1/X2 pins of the device and pins of SMRXC and PMRXC output 50MHz clock. PD = Select the device as normal mode in SW5-RMII. Switch MAC5 used only. The input clock from X1/X2 pins is not used, the device's clock source comes from SMTXC/SMREFCLK pin which the 50MHz reference clock comes from external 50MHz clock source, PMRXC can output 50MHz clock for P5-RMII interface in the normal mode.
102	LED2-1	IPU/O	2	LED indicator 1. Strap option: for Port 3 only. PU (default) = Enable auto-negotiation. PD = Disable auto-negotiation. Strap to register60 bit[7].
103	LED2-0	IPU/O	2	LED indicator 0.
104	LED1-2	IPU/O	1	LED indicator 2.
105	LED1-1	IPU/O	1	LED indicator 1. Strap option: for port 3 only. PU (default) = no force flow control, normal operation. PD = force flow control. Strap to register60 bit[4].
106	LED1-0	IPU/O	1	LED indicator 0. Strap option for port 3 only. PU (default) = force half-duplex if auto-negotiation is disabled or fails. PD = force full-duplex if auto negotiation is disabled or fails. Strap to register60 bit[5].
107	MDC	IPU	All	Switch or PHY[5] MII management (MIIM registers) data clock. Or SMI interface clock
108	MDIO	IPU/O	All	Switch or PHY[5] MII management (MIIM registers) data I/O. Or SMI interface data I/O. Features internal pull down to define pin state when not driven. Note: Need an external pull-up when driven.
109	SPIQ	IPU/O	All	SPI serial data output in SPI slave mode. Note: Need an external pull-up when driven.
110	SPIC/SCL	IPU/O	All	(1) Input clock up to 25MHz in SPI slave mode, (2) output clock at 61kHz in I <sup>2</sup> C master mode. See "Pin 113." Note: Need an external pull-up when driven.
111	SSPID/SDA	IPU/O	All	(1) Serial data input in SPI slave mode; (2) serial data input/output in I <sup>2</sup> C master mode. See "Pin 113." Note: Need an external pull-up when driven.
112	SPIS_N	IPU	All	Active low. (1) SPI data transfer start in SPI slave mode. When SPIS_N is high, the KSZ8895MQ/RQ/FMQ is deselected and SPIQ is held in high impedance state, a high-to-low transition to initiate the SPI data transfer. (2) not used in I <sup>2</sup> C master mode.

**Pin Description (Continued)**

Pin Number	Pin Name	Type <sup>(1)</sup>	Port	Pin Function <sup>(2)</sup>
113	PS1	IPD		Serial bus configuration pin. For this case, if the EEPROM is not present, the KSZ8895MQ/RQ/FMQ will start itself with the PS[1.0] = 00 default register values.
				Pin Configuration      Serial Bus Configuration
				PS[1.0] = 00      I <sup>2</sup> C Master Mode for EEPROM
				PS[1.0] = 01      SMI Interface Mode
				PS[1.0] = 10      SPI Slave Mode for CPU Interface
				PS[1.0] = 11      Factory Test Mode (BIST)
114	PS0	IPD		Serial bus configuration pin. See "Pin 113."
115	RST_N	IPU		Reset the KSZ8895MQ/RQ/FMQ device. Active low.
116	GNDD	GND		Digital ground.
117	VDDC	P		1.2V digital core V <sub>DD</sub> .
118	TESTEN	IPD		NC for normal operation. Factory test pin.
119	SCANEN	IPD		NC for normal operation. Factory test pin.
120	NC	NC		No connect.
121	X1	I		25MHz crystal clock connection/or 3.3V Oscillator input. Crystal/Oscillator should be ±50ppm tolerance.
122	X2	O		25MHz crystal clock connection.
123	NC	NC		No connect.
124	NC	NC		No connect.
125	LDO_O	P		When pin126 is pull-up, the Internal 1.2V LDO controller is enabled and creates a 1.2V output when using an external FET. When pin126 is pull-down, the pin 125 is tristated.  Note: Use a 200Ω (approximately) resistor between the source and drain pins on the FET if 3.3V power rail exhibits a slow ramp (>5ms) when using this internal 1.2V LDO controller. You can also use an external 1.2V LDO when 3.3V power ramp time is slow.
126	IN_PWR_SEL	I		Pull-up to enable LDO_O of pin 125. Pull-down to disable LDO_O.  Note: A 4.3K pull-up and a 1K pull-down resistor divider is recommended if using the internal 1.2V LDO controller plus an external MOSFET for 1.2V power.
127	GNDA	GND		Analog ground.
128	TEST2	NC		NC for normal operation. Factory test pin.

**Notes:**

1. P = Power supply.  
I = Input.  
O = Output.  
I/O = Bidirectional.  
GND = Ground.  
IPU = Input w/internal pull-up.  
IPD = Input w/internal pull-down.  
IPD/O = Input w/internal pull-down during reset, output
- pin otherwise.  
IPU/O = Input w/internal pull-up during reset, output pin  
otherwise.  
NC = No connect.  
2. PU = Strap pin pull-up.  
PD = Strap pull-down.  
OTRI = Output tristated.

## Pin for Strap-In Options

The KSZ8895MQ/RQ/FMQ can function as a managed switch or an unmanaged switch. If no EEPROM or microcontroller exists, then the KSZ8895MQ/RQ/FMQ will operate from its default setting. The strap-in option pins can be configured by external pull-up/down resistors and take effect after power down reset or warm reset. The functions are described in the following table.

Pin #	Pin Name	PU/PD <sup>(1)</sup>	Description <sup>(1)</sup>
1	MDI-XDIS	IPD	Disable auto MDI/MDI-X. Strap option: PD = (default) = normal operation. PU = disable auto MDI/MDI-X on all ports.
62	PMRXD3	IPD/O	PHY[5] MII receive bit 3. Strap option: PD (default) = enable flow control; PU = disable flow control.
63	PMRXD2	IPD/O	PHY[5] MII receive bit 2. Strap option: PD (default) = disable back pressure; PU = enable back pressure.
64	PMRXD1	IPD/O	PHY[5] MII receive bit 1. Strap option: PD (default) = drop excessive collision packets; PU = does not drop excessive collision packets.
65	PMRXD0	IPD/O	PHY[5] MII receive bit 0. Strap option: PD (default) = disable aggressive back-off algorithm in half-duplex mode; PU = enable for performance enhancement.
66	PMRXER	IPD/O	PHY[5] MII receive error. Strap option: PD (default) = 1522/1518 bytes; PU = packet size up to 1536 bytes.
67	PCRS	IPD/O	PHY[5] MII carrier sense Strap option for Port 4 only. PD (default) = force half-duplex if auto-negotiation is disabled or fails. PU = force full-duplex if auto-negotiation is disabled or fails. Refer to register 76.
68	PCOL	IPD/O	PHY[5] MII collision detect Strap option for Port 4 only. PD (default) = no force flow control. PU = force flow control. Refer to register 66.
80	SMRXD3	IPD/O	Switch MII receive bit 3. Strap option: PD (default) = disable switch SW5-MII full-duplex flow control; PU = enable switch SW5-MII full-duplex flow control.
81	SMRXD2	IPD/O	Switch MII receive bit 2. Strap option: PD (default) = switch SW5-MII in full-duplex mode; PU = switch SW5-MII in half-duplex mode.
82	SMRXD1	IPD/O	Switch MII receive bit 1. Strap option: PD (default) = switch SW5-MII in 100Mbps mode. PU = switch MII in 10Mbps mode.

## Pin for Strap-In Options (Continued)

Pin #	Pin Name	PU/PD <sup>(1)</sup>	Description <sup>(1)</sup>		
83	SMRXD0	IPD/O	Switch MII receive bit 0. Strap option: LED mode PD (default) = mode 0; PU = mode 1. See "Register 11."		
				<b>Mode 0</b>	<b>Mode 1</b>
			LEDX_2	Lnk/Act	100Lnk/Act
			LEDX_1	Fulld/Col	10Lnk/Act
			LEDX_0	Speed	Fulld
86	SCONF1	IPD	Pin 91,86,87 are dual MII/RMII configuration pins for the Port 5 MAC 5 MII/RMII and PHY[5] MII/RMII. SW5-MII supports both MAC mode and PHY modes. P5-MII supports PHY mode only. See pins configuration below.		
			Pins [91, 86, 87]	<b>Port 5 MAC 5 Switch SW5-MII</b>	<b>Port 5 PHY [5] MII/RMII P5-MII/RMII</b>
			000	Disable, Otri	Disable, Otri
			001	PHY Mode MII or RMII	Disable, Otri
			010	MAC Mode MII or RMII	Disable, Otri
			011	PHY Mode SNI	Disable, Otri
			100	Disable	Disable
			101	PHY Mode MII or RMII	P5- MII/RMII
			110	MAC Mode MII or RMII	P5- MII/RMII
			111	PHY Mode SNI	P5- MII/RMII
87	SCONF0	IPD	Dual MII/RMII configuration pin. See pin 86 description.		
90	LED5-2	IPU/O	LED5 indicator 2. Strap option: Aging setup. See "Aging" section PU (default) = aging enable; PD = aging disable.		
91	LED5-1	IPU/O	LED5 indicator 1. Strap option: PU (default): enable PHY[5] MII I/F. PD: tristate all PHY[5] MII output. See "Pin 86 SCONF1."		
92	LED5-0	IPU/O	LED5 indicator 0. Strap option for Port 4 only. PU (default) = Enable auto-negotiation. PD = Disable auto-negotiation. Strap to register76 bit[7].		
95	LED4-0	IPU/O	LED indicator 0. Strap option: PU (default) = Normal mode. PD = Energy Detection mode (EDPD mode). Strap to register 14 bits[4:3].		
98	LED3-0	IPU/O	LED3 indicator 0. Strap option: PU (default) = Select I/O current drive strength (8mA); PD = Select I/O current drive strength (12mA). Strap to register132 bit[7:6].		

## Pin for Strap-In Options (Continued)

Pin #	Pin Name	PU/PD <sup>(1)</sup>	Description <sup>(1)</sup>										
101	LED2-2	IPU/O	LED2 indicator 2. Strap option for KSZ8895RQ only: PU (default) = Select the device as clock mode in RQ SW5-RMII, 25MHz crystal to X1/X2 pins of the device and REFCLK output 50MHz clock. PD = Select the device as normal mode in SW5-RMII. Switch MAC5 used only. The input clock is useless from X1/X2 pin, the device's clock comes from SMTXC/SMREFCLK pin, 50MHz reference clock from external 50MHz clock source.										
102	LED2-1	IPU/O	LED2 indicator 1. Strap option for Port 3 only. PU (default) = Enable auto-negotiation. PD = Disable auto-negotiation. Strap to register60 bit[7].										
105	LED1-1	IPU/O	LED1 indicator 1. Strap option for Port 3 only. PU (default) = no force flow control, normal operation. PD = force flow control. Strap to register50 bit[4].										
106	LED1-0	IPU/O	LED1 indicator 0. Strap option for Port 3 only. PU (default) = force half-duplex if auto-negotiation is disabled or fails. PD = force full-duplex if auto negotiation is disabled or fails. Strap to register60 bit[5].										
113	PS1	IPD	Serial bus configuration pin. For this case, if the EEPROM is not present, the KSZ8895MQ/RQ/FMQ will start itself with the PS[1:0] = 00 default register values . <table border="1" style="margin-top: 5px;"> <thead> <tr> <th>Pin Configuration</th> <th>Serial Bus Configuration</th> </tr> </thead> <tbody> <tr> <td>PS[1:0] = 00</td> <td>I<sup>2</sup>C Master Mode for EEPROM</td> </tr> <tr> <td>PS[1:0] = 01</td> <td>SMI Interface Mode</td> </tr> <tr> <td>PS[1:0] = 10</td> <td>SPI Slave Mode for CPU Interface</td> </tr> <tr> <td>PS[1:0] = 11</td> <td>Factory Test Mode (BIST)</td> </tr> </tbody> </table>	Pin Configuration	Serial Bus Configuration	PS[1:0] = 00	I <sup>2</sup> C Master Mode for EEPROM	PS[1:0] = 01	SMI Interface Mode	PS[1:0] = 10	SPI Slave Mode for CPU Interface	PS[1:0] = 11	Factory Test Mode (BIST)
Pin Configuration	Serial Bus Configuration												
PS[1:0] = 00	I <sup>2</sup> C Master Mode for EEPROM												
PS[1:0] = 01	SMI Interface Mode												
PS[1:0] = 10	SPI Slave Mode for CPU Interface												
PS[1:0] = 11	Factory Test Mode (BIST)												
114	PS0	IPD	Serial bus configuration pin. See "Pin 113."										
128	TEST2	NC	NC for normal operation. Factory test pin.										

**Note:**

1. NC = No connect.

IPD = Input w/internal pull-down.

IPD/O = Input w/internal pull-down during reset, output pin otherwise.

IPU/O = Input w/internal pull-up during reset, output pin otherwise.