



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# KS8993F/KS8993FL

## Single Chip Fast Ethernet Media Converter with TS-1000 OAM

### Revision 1.3

## General Description

The Micrel KS8993F is the industry's first single chip Fast Ethernet Media Converter with built-in OAM functions. The KS8993F integrates three MACs, two PHYs, OAM, frame buffer and high performance switch into a single chip. It is ideal for use in 100BASE-FX to 10BASE-T or 100BASE-TX conversion in the FTTx market.

The KS8993F provides remote loop back and OAM (Operation, Administration and Maintenance) to manage subscriber access network from carrier center side to terminal side.

The KS8993F supports advanced features such as rate limiting, force flow control and link transparency.


The KS8993F with built-in Layer 2 switch capability will filter packets and forward them to valid destination. It will discard any unwanted frames and frames with invalid destination.

The KS8993FL is the single supply version with all the identical rich features of the KS8993F.

## Features

- First single-chip 10BASE-T/100BASE-TX to 100BASE-FX media converter with TS-1000 OAM
- Integrated 3-Port 10/100 Ethernet Switch with 3 MACs and 2 PHYs
- Unique User Defined Register (UDR) feature brings OAM to low cost/complexity nodes
- Automatic MDI/MDI-X crossover with disable and enable option
- Non-blocking switch fabric assures fast packet delivery by utilizing an 1K MAC Address lookup table and a store-and-forward architecture
- Comprehensive LED indicator support for link, activity, full/half duplex and 10/100 speed
- Full complement of MII/SNI, SPI, MIIM, SMI and I2C interfaces
- Low Power Dissipation: < 800mW (includes PHY transmit drivers)

## Block Diagram



KS8993F / KS8993FL

Micrel is a registered trademark of Micrel, Inc.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • <http://www.micrel.com>

## Features (continued)

- **OAM Features:**
- Supports OAM sub-layer which conforms to TS-1000 specification from TTC (Telecommunication Technology Committee)
- Sends and receives OAM frames to Center or Terminal side
- Loop back mode to support loop back packet from Center side to Terminal side
- Far-end fault detection with disable and enable
- Link Transparency to indicate the link down from link partner
- **Comprehensive Configuration Register access:**
- Serial Management Interface (SMI) to all internal registers
- MII Management (MIIM) Interface to PHY registers
- SPI and I2C Interface to all internal registers
- I/O Pins Strapping and EEPROM to program selective registers in unmanaged switch mode
- Control registers configurable on the fly (port-priority, 802.1p/d/q, AN...)
- **QoS / CoS packets prioritization support**
- per-port, 802.1p and DiffServ based
- Re-mapping of 802.1p priority field per-port basis
- **Advanced Switch Features**
- IEEE 802.1q VLAN support for up to 16 groups (full-range of VLAN ID)
- VLAN ID tag/untag options, per-port basis
- IEEE 802.1p/q tag insertion or removal on a per port basis (egress)
- Programmable Rate Limiting from 0 to 100 Mbps at the ingress & egress port, rate options for high & low priority, per port basis
- Broadcast storm protection with % control (global & per-port basis)
- Double Tagging support

- **Switch Management Features:**
- Port mirroring/monitoring/sniffing: ingress and/or egress traffic to any port or MII
- MIB (Management Information Base) counters for fully compliant statistics gathering, 34 MIB counters per port
- Full-chip hardware power-down (register configuration not saved)
- Per-port based software power-save on PHY (idle link detection, register configuration preserved)
- 0.18um CMOS technology
- Voltages:
  - Core 1.8V
  - I/O and Transceiver 3.3V
- **Available in 128-pin PQFP**

## Ordering Information

Part Number		Temperature Range	Package
Pb-Free	Standard		
KSZ8993F	KS8993F	0°– 70° C	128-PQFP
KSZ8993FL	KS8993FL	0°– 70° C	128-PQFP

## Revision History

Revision	Date	Summary of Changes
P0	1/14/03	Preliminary Information
P1	2/11/03	Added separate Link and activity on port 1 and port 2's LED (pin #20, pin #23, pin #25). Added disable auto MDI/MDIX (pin #28) Added select of MDI and MDIX (pin #29)
P2	4/1/03	Updated register information
P3	12/4/03	Started overhaul of datasheet. Updated strap option definition for pin #85. Renamed supply voltages and ground references to match schematics. Corrected Remote Loop back path. Updated MC registers descriptions. Changed 3.3V voltage pins to (3.3V or 2.5V).
P4	3/11/04	Completed overhaul of datasheet. Revised datasheet format. Updated KS8993F block diagram. Updated Feature Highlights. Updated MC registers descriptions. Updated Electrical Characteristics (Vih, Vil, Voh, Vol).
P5	3/23/04	Updated MC loop back description in pin #19 and register 11 bits[3:2], and path in loop back diagram. Updated flow diagram for Destination Address resolution flowchart, stage2. Changed S10 status bit from RO to R/W in register 81 bit[2]. Added KS8993FL to General Description (page 1) and Functional Description Overview (section 2.1). Updated pin description for pin 22 to the following: VDDC : For KS8993F, this is an input power pin for the 1.8V digital core VDD. VOUT_1V8 : For KS8993FL, this is an 1.8V output power pin to supply the KS8993FL's input power pins: VDDAP (pin 63), VDDC (pins 91, 123) and VDDA (pins 38, 43, 57). Improved/clarified pin description.
1.0	8/26/04	Updated PPM spec for 25 MHz crystal/oscillator. Improved/clarified pin description for P1LCRCD (pin 18), P2MDIX (pin 29) and MDIO (pin 95). Corrected aging time. Removed loop back support from MIIM and Port Control Registers, so that there is no confusion with MC loop back which is used exclusively in KS8993F application. Updated HWPOVR description in section 2.2.5. Corrected default definition for FEF in section 2.3.6, and MIIM and Port Control Registers. Added register note to indicate port sniffing is not supported if the unicast packets can cross VLAN boundary bit is set. Improved/clarified switch/PHY registers descriptions for Force MDIX and CRC drop. Improved/clarified MC registers descriptions for Remote Command (registers 74, 75, 76), My Status (registers 80, 81) and LNK Partner Status (registers 88, 89). Added register note to set Register 85: My Model Info (1) to values of 0x22, 0x26, 0x2A and 0x2E if the Remote Command feature is used. Updated MIB counters descriptions to indicate counter overflow must be tracked by application.
1.1	4/7/05	Corrected VDDIO, VDDATX, VDDARX supply pins to 3.3V only. Updated reset timing requirement. Corrected 10BASE-T Transmitter Jitters Added.
1.2	5/22/06	Removed Industrial Temperature line from Features and Ordering info.
1.3	6/25/09	Add the parts KSZ8993F, KSZ8993FL on the order information

## Table Of Contents

1	Signal Description.....	9
1.1	KS8993F Pin Diagram .....	9
1.2	Pin Description and I/O Assignment .....	10
2	Functional Description .....	20
2.1	Overview .....	20
2.2	Media Converter Function.....	20
2.2.1	OAM (Operations, Administration, and Management) Frame Format .....	20
2.2.2	MC (Media Converter) Mode .....	22
2.2.3	MC Loop Back Function .....	22
2.2.4	Registers for Media Converter Functions .....	23
2.2.5	Unique I/O Feature Definition .....	23
2.2.6	Port 1 LED Indicator Definition .....	24
2.2.7	Port 2 LED Indicator Definition .....	24
2.3	Physical Transceiver .....	25
2.3.1	100BASE-TX Transmit .....	25
2.3.2	100BASE-TX Receive .....	25
2.3.3	PLL Clock Synthesizer .....	25
2.3.4	Scrambler/De-scrambler (100BASE-TX only) .....	25
2.3.5	100BASE-FX Operation and Signal Detection .....	25
2.3.6	100BASE-FX Far-End Fault (FEF) .....	26
2.3.7	10BASE-T Transmit and Receive .....	26
2.3.8	Power Management.....	27
2.3.9	Auto MDI/MDI-X Crossover .....	27
2.3.10	Auto Negotiation .....	29
2.4	MAC and Switch Function.....	29
2.4.1	Address Look Up .....	29
2.4.2	Learning.....	30
2.4.3	Migration.....	30
2.4.4	Aging .....	30
2.4.5	Forwarding.....	30
2.4.6	Switching Engine .....	33
2.4.7	MAC operation.....	33
2.4.8	Back-off Algorithm .....	33
2.4.9	Late Collision .....	33
2.4.10	Illegal Frames .....	33
2.4.11	Flow Control .....	33
2.4.12	Half Duplex Back Pressure.....	34
2.4.13	Broadcast Storm Protection.....	34
2.5	MII Interface Operation .....	34
2.6	SNI (7-wire) Interface Operation .....	35
2.7	MII Management Interface (MIIM) .....	36
2.8	Serial Management Interface (SMI) .....	36
2.9	Advanced Switch Function.....	37
2.9.1	Port Mirroring Support .....	37
2.9.2	IEEE 802.1Q VLAN support .....	38
2.9.3	QoS Priority .....	39
2.9.4	Rate Limit Support.....	41
2.10	Configuration Interface.....	41
2.10.1	I <sup>2</sup> C Master Serial Bus Configuration .....	42
2.10.2	I <sup>2</sup> C Slave Serial Bus Configuration .....	43
2.10.3	SPI Slave Serial Bus Configuration .....	43
3	MII Management (MIIM) Registers .....	47
	Register 0: MII Basic Control .....	47
	Register 1: MII Basic Status.....	48
	Register 2: PHYID HIGH .....	48
	Register 3: PHYID LOW.....	48
	Register 4: Auto-Negotiation Advertisement Ability .....	49

Register 5: Auto-Negotiation Link Partner Ability .....	49
<b>4 Register Map: Switch, MC, &amp; PHY (8 bits registers) .....</b>	<b>50</b>
4.1 Global Registers.....	51
Register 0 (0x00): Chip ID0.....	51
Register 1 (0x01): Chip ID1 / Start Switch.....	51
Register 2 (0x02): Global Control 0.....	51
Register 3 (0x03): Global Control 1.....	52
Register 4 (0x04): Global Control 2.....	53
Register 5 (0x05): Global Control 3.....	53
Register 6 (0x06): Global Control 4.....	54
Register 7 (0x07): Global Control 5.....	55
Register 8 (0x08): Global Control 6.....	55
Register 9 (0x09): Global Control 7.....	55
Register 10 (0x0A): Global Control 8.....	55
Register 11 (0x0B): Global Control 9.....	55
Register 12 (0x0C): Reserved Register .....	56
Register 13 (0x0D): User Defined Register 1.....	56
Register 14 (0x0E): User Defined Register 2.....	57
Register 15 (0x0F): User Defined Register 3.....	57
4.2 Port Registers .....	57
Register 16 (0x10): Port 1 Control 0 .....	57
Register 17 (0x11): Port 1 Control 1 .....	58
Register 18 (0x12): Port 1 Control 2 .....	58
Register 19 (0x13): Port 1 Control 3 .....	59
Register 20 (0x14): Port 1 Control 4 .....	59
Register 21 (0x15): Port 1 Control 5 .....	60
Register 22 (0x16): Port 1 Control 6 .....	60
Register 23 (0x17): Port 1 Control 7 .....	60
Register 24 (0x18): Port 1 Control 8 .....	60
Register 25 (0x19): Port 1 Control 9 .....	60
Register 26 (0x1A): Port 1 Control 10.....	60
Register 27 (0x1B): Port 1 Control 11.....	61
Register 28 (0x1C): Port 1 Control 12.....	61
Register 29 (0x1D): Port 1 Control 13.....	62
Register 30 (0x1E): Port 1 Status 0 .....	63
Register 31 (0x1F): Port 1 Status 1.....	64
4.3 Media Converter Registers .....	65
Register 64 (0x40): PHY Address .....	65
Register 65 (0x41): Center Side Status .....	65
Register 66 (0x42): Center Side Command.....	66
Register 67 (0x43): PHY-SW Initialize .....	66
Register 68 (0x44): Loop Back Setup1 .....	68
Register 69 (0x45): Loop Back Setup2.....	68
Register 70 (0x46): Loop Back Result Counter for CRC Error.....	69
Register 71 (0x47): Loop Back Result Counter for Timeout.....	69
Register 72 (0x48): Loop Back Result Counter for Good Packet.....	69
Register 73 (0x49): Additional Status (Center and Terminal side).....	69
Register 74 (0x4A): Remote Command 1 .....	70
Register 75 (0x4B): Remote Command 2.....	70
Register 76 (0x4C): Remote Command 3.....	71
Register 77 (0x4D): Valid MC Packet Transmitted Counter.....	71
Register 78 (0x4E): Valid MC Packet Received Counter.....	71
Register 79 (0x4F): Shadow of 0x58h Register .....	71
Register 80 (0x50): My Status 1 (Terminal and Center side).....	72
Register 81 (0x51): My Status 2.....	72
Register 82 (0x52): My Vendor Info (1).....	73
Register 83 (0x53): My Vendor Info (2).....	73
Register 84 (0x54): My Vendor Info (3).....	73
Register 85 (0x55): My Model Info (1).....	73
Register 86 (0x56): My Model Info (2).....	73
Register 87 (0x57): My Model Info (3).....	73

Register 88 (0x58): LNK Partner Status (1)	74
Register 89 (0x59): LNK Partner Status (2)	74
Register 90 (0x5A): LNK Partner Vendor Info (1)	74
Register 91 (0x5B): LNK Partner Vendor Info (2)	74
Register 92 (0x5C): LNK Partner Vendor Info (3)	74
Register 93 (0x5D): LNK Partner Model Info (1)	74
Register 94 (0x5E): LNK Partner Model Info (2)	74
Register 95 (0x5F): LNK Partner Model Info (3)	74
<b>4.4 Advanced Control Registers</b>	<b>75</b>
Register 96 (0x60): TOS Priority Control Register 0	75
Register 97 (0x61): TOS Priority Control Register 1	75
Register 98 (0x62): TOS Priority Control Register 2	75
Register 99 (0x63): TOS Priority Control Register 3	75
Register 100 (0x64): TOS Priority Control Register 4	75
Register 101 (0x65): TOS Priority Control Register 5	75
Register 102 (0x66): TOS Priority Control Register 6	75
Register 103 (0x67): TOS Priority Control Register 7	75
Register 104 (0x68): MAC Address Register 0	76
Register 105 (0x69): MAC Address Register 1	76
Register 106 (0x6A): MAC Address Register 2	76
Register 107 (0x6B): MAC Address Register 3	76
Register 108 (0x6C): MAC Address Register 4	76
Register 109 (0x6D): MAC Address Register 5	76
Register 110 (0x6E): Indirect Access Control 0	76
Register 111 (0x6F): Indirect Access Control 1	76
Register 112 (0x70): Indirect Data Register 8	77
Register 113 (0x71): Indirect Data Register 7	77
Register 114 (0x72): Indirect Data Register 6	77
Register 115 (0x73): Indirect Data Register 5	77
Register 116 (0x74): Indirect Data Register 4	77
Register 117 (0x75): Indirect Data Register 3	77
Register 118 (0x76): Indirect Data Register 2	77
Register 119 (0x77): Indirect Data Register 1	77
Register 120 (0x78): Indirect Data Register 0	77
Register 121 (0x79): Digital Testing Status 0	77
Register 122 (0x7A): Digital Testing Status 1	77
Register 123 (0x7B): Digital Testing Control 0	78
Register 124 (0x7C): Digital Testing Control 1	78
Register 125 (0x7D): Analog Testing Control 0	78
Register 126 (0x7E): Analog Testing Control 1	78
Register 127 (0x7F): Analog Testing Status	78
<b>4.5 Static MAC Address Table</b>	<b>78</b>
<b>4.6 VLAN Table</b>	<b>79</b>
<b>4.7 Dynamic MAC Address Table</b>	<b>80</b>
<b>4.8 MIB (Management Information Base) Counters</b>	<b>81</b>
<b>5 Electrical Specifications</b>	<b>86</b>
5.1 Absolute Maximum Ratings	86
5.2 Recommended Operating Conditions	86
5.3 Electrical Characteristics	87
5.4 100BASE-FX Electrical Specification	88
<b>6 Timing Specifications</b>	<b>89</b>
6.1 EEPROM Timing	89
6.2 SNI Timing	90
6.3 MII Timing	91
6.3.1 MAC Mode MII Timing	91
6.3.2 PHY Mode MII Timing	92
6.3.3 SPI Timing	92
6.3.4 MDC/MDIO Timing	95
6.3.5 Auto Negotiation Timing	96
6.4 Reset Timing	97
6.5 Reset Circuit	98

7 Selection of Isolation Transformer .....99  
8 Selection of Crystal/Oscillator .....99  
9 Package Information.....100



## List of Tables


Table 1: FX and TX Mode Selection.....	26
Table 2: MDI/MDI-X Pin Definition.....	27
Table 3: MII Signals.....	35
Table 4: SNI (7-wire) Signals.....	35
Table 5: MII Management Interface frame format.....	36
Table 6: Serial Management Interface (SMI) frame format.....	37
Table 7: FID+DA look up in VLAN mode.....	39
Table 8: FID+SA look up in VLAN mode.....	39
Table 9: KS8993F SPI Connections.....	44
Table 10: Format of Static MAC Table (8 entries).....	79
Table 11: Format of Static VLAN Table (16 entries).....	80
Table 12: Format of Dynamic MAC Table (1K entries).....	81
Table 13: Format of “Per Port” MIB Counters.....	82
Table 14: Port 1’s “Per Port” MIB Counters Indirect Memory Offsets.....	82
Table 15: Format of “All Port Dropped Packet” MIB Counters.....	84
Table 16: “All Port Dropped Packet” MIB Counters Indirect Memory Offsets.....	84
Table 17: EEPROM Timing Parameters.....	89
Table 18: SNI Timing Parameters.....	90
Table 19: MAC mode MII Timing Parameters.....	91
Table 20: PHY Mode MII Timing Parameters.....	92
Table 21: SPI Input Timing Parameters.....	93
Table 22: SPI Output Timing Parameters.....	94
Table 23: Reset Timing Parameters.....	97
Table 24: Transformer Selection Criteria.....	99
Table 25: Qualified Single Port Magnetic.....	99
Table 26: Crystal/Oscillator Selection Criteria.....	99

## List of Figures

Figure 1: Typical Straight Cable Connection.....	28
Figure 2: Typical Crossover Cable Connection.....	28
Figure 3: Auto Negotiation and Parallel Detection.....	29
Figure 4: Destination Address look up flowchart, stage 1.....	31
Figure 5: Destination Address resolution flowchart, stage 2.....	32
Figure 6: 802.1p Priority Field Format.....	40
Figure 7: KS8993F EEPROM Configuration Timing Diagram.....	42
Figure 8: SPI Write Data Cycle.....	45
Figure 9: SPI Read Data Cycle.....	45
Figure 10: SPI Multiple Write.....	46
Figure 11: SPI Multiple Read.....	46
Figure 12: EEPROM Interface Input Timing Diagram.....	89
Figure 13: EEPROM Interface Output Timing Diagram.....	89
Figure 14: SNI Input Timing Diagram.....	90
Figure 15: SNI Output Timing Diagram.....	90
Figure 16: MAC Mode MII Timing - Data received from MII.....	91
Figure 17: MAC Mode MII Timing - Data transmitted to MII.....	91
Figure 18: PHY Mode MII Timing – Data received from MII.....	92
Figure 19: PHY Mode MII Timing - Data transmitted to MII.....	92
Figure 20: SPI Input Timing.....	93
Figure 21: SPI Output Timing.....	94
Figure 22: MDC/MDIO Timing for MIIM and SMI Interfaces.....	95
Figure 23: Auto Negotiation Timing.....	96
Figure 24: Reset Timing.....	97
Figure 25: Recommended Reset Circuit.....	98
Figure 26: Recommended Reset Circuit for interfacing with CPU/FPGA Reset Output.....	98
Figure 27: 128-pin PQFP Package Outline Drawing.....	100

# 1 Signal Description

## 1.1 KS8993F Pin Diagram



### 1.2 Pin Description and I/O Assignment

Pin #	Pin Name	Type	Description																																				
1	P1LED2	I(pu)/O	Port 1 LED indicators, defined as below:																																				
2	P1LED1	I(pu)/O																																					
3	P1LED0	I(pu)/O																																					
			<table border="1"> <thead> <tr> <th colspan="3">[LEDSEL1, LEDSEL0]</th> </tr> <tr> <th></th> <th>[0,0]</th> <th>[0,1]</th> </tr> </thead> <tbody> <tr> <td>P1LED3</td> <td>-----</td> <td>-----</td> </tr> <tr> <td>P1LED2</td> <td>LINK/ACT</td> <td>100LINK/ACT</td> </tr> <tr> <td>P1LED1</td> <td>FULLD/COL</td> <td>10LINK/ACT</td> </tr> <tr> <td>P1LED0</td> <td>SPEED</td> <td>FULL DPX</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th colspan="3">[LEDSEL1, LEDSEL0]</th> </tr> <tr> <th></th> <th>[1,0]</th> <th>[1,1]</th> </tr> </thead> <tbody> <tr> <td>P1LED3</td> <td>ACT</td> <td>-----</td> </tr> <tr> <td>P1LED2</td> <td>LINK</td> <td>-----</td> </tr> <tr> <td>P1LED1</td> <td>FULL DPX/COL</td> <td>-----</td> </tr> <tr> <td>P1LED0</td> <td>SPEED</td> <td>-----</td> </tr> </tbody> </table> <p><b>Notes:</b>                      LEDSEL0 is external strap-in pin #70.                      LEDSEL1 is external strap-in pin #23.                      P1LED3 is pin #25.                      During reset, P1LED[2:0] are inputs for internal testing.</p>	[LEDSEL1, LEDSEL0]				[0,0]	[0,1]	P1LED3	-----	-----	P1LED2	LINK/ACT	100LINK/ACT	P1LED1	FULLD/COL	10LINK/ACT	P1LED0	SPEED	FULL DPX	[LEDSEL1, LEDSEL0]				[1,0]	[1,1]	P1LED3	ACT	-----	P1LED2	LINK	-----	P1LED1	FULL DPX/COL	-----	P1LED0	SPEED	-----
[LEDSEL1, LEDSEL0]																																							
	[0,0]	[0,1]																																					
P1LED3	-----	-----																																					
P1LED2	LINK/ACT	100LINK/ACT																																					
P1LED1	FULLD/COL	10LINK/ACT																																					
P1LED0	SPEED	FULL DPX																																					
[LEDSEL1, LEDSEL0]																																							
	[1,0]	[1,1]																																					
P1LED3	ACT	-----																																					
P1LED2	LINK	-----																																					
P1LED1	FULL DPX/COL	-----																																					
P1LED0	SPEED	-----																																					
4	P2LED2	I(pu)/O	Port 2 LED indicators, defined as below:																																				
5	P2LED1	I(pu)/O																																					
6	P2LED0	I(pu)/O																																					
			<table border="1"> <thead> <tr> <th colspan="3">[LEDSEL1, LEDSEL0]</th> </tr> <tr> <th></th> <th>[0,0]</th> <th>[0,1]</th> </tr> </thead> <tbody> <tr> <td>P2LED3</td> <td>-----</td> <td>-----</td> </tr> <tr> <td>P2LED2</td> <td>LINK/ACT</td> <td>100LINK/ACT</td> </tr> <tr> <td>P2LED1</td> <td>FULLD/COL</td> <td>10LINK/ACT</td> </tr> <tr> <td>P2LED0</td> <td>SPEED</td> <td>FULL DPX</td> </tr> </tbody> </table> <table border="1"> <thead> <tr> <th colspan="3">[LEDSEL1, LEDSEL0]</th> </tr> <tr> <th></th> <th>[1,0]</th> <th>[1,1]</th> </tr> </thead> <tbody> <tr> <td>P2LED3</td> <td>ACT</td> <td>-----</td> </tr> <tr> <td>P2LED2</td> <td>LINK</td> <td>-----</td> </tr> <tr> <td>P2LED1</td> <td>FULL DPX/COL</td> <td>-----</td> </tr> <tr> <td>P2LED0</td> <td>SPEED</td> <td>-----</td> </tr> </tbody> </table> <p><b>Notes:</b>                      LEDSEL0 is external strap-in pin #70.                      LEDSEL1 is external strap-in pin #23.                      P2LED3 is pin #20.                      During reset, P2LED[2:0] are inputs for internal testing.</p>	[LEDSEL1, LEDSEL0]				[0,0]	[0,1]	P2LED3	-----	-----	P2LED2	LINK/ACT	100LINK/ACT	P2LED1	FULLD/COL	10LINK/ACT	P2LED0	SPEED	FULL DPX	[LEDSEL1, LEDSEL0]				[1,0]	[1,1]	P2LED3	ACT	-----	P2LED2	LINK	-----	P2LED1	FULL DPX/COL	-----	P2LED0	SPEED	-----
[LEDSEL1, LEDSEL0]																																							
	[0,0]	[0,1]																																					
P2LED3	-----	-----																																					
P2LED2	LINK/ACT	100LINK/ACT																																					
P2LED1	FULLD/COL	10LINK/ACT																																					
P2LED0	SPEED	FULL DPX																																					
[LEDSEL1, LEDSEL0]																																							
	[1,0]	[1,1]																																					
P2LED3	ACT	-----																																					
P2LED2	LINK	-----																																					
P2LED1	FULL DPX/COL	-----																																					
P2LED0	SPEED	-----																																					
7	DGND	Gnd	Digital ground																																				
8	VDDIO	Pwr	3.3V digital VDD																																				

Pin #	Pin Name	Type	Description										
9	MCHS	lpd	KS8993F operating modes, defined as below: <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>(MCHS, MCCS)</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>(0, 0)</td> <td>Normal 3 port switch mode (3 MAC + 2 PHY) MC mode is disabled. Port 1 is either Fiber or UTP. Port 2 is UTP. Port 3 (MII) is enabled.</td> </tr> <tr> <td>(0, 1)</td> <td>Center MC mode (3 MAC + 2 PHY) MC mode is enabled. Port 1 is Fiber and has Center MC enabled. Port 2 is UTP. Port 3 (MII) is enabled.</td> </tr> <tr> <td>(1, 0)</td> <td>Terminal MC mode (2 MAC + 2 PHY) MC mode is enabled. Port 1 is Fiber and has Terminal MC enabled. Port 2 is UTP. Port 3 (MII) is disabled.</td> </tr> <tr> <td>(1, 1)</td> <td>Terminal MC mode (3 MAC + 2 PHY) MC mode is enabled. Port 1 is Fiber and has Terminal MC enabled. Port 2 is UTP. Port 3 (MII) is enabled.</td> </tr> </tbody> </table>	(MCHS, MCCS)	Description	(0, 0)	Normal 3 port switch mode (3 MAC + 2 PHY) MC mode is disabled. Port 1 is either Fiber or UTP. Port 2 is UTP. Port 3 (MII) is enabled.	(0, 1)	Center MC mode (3 MAC + 2 PHY) MC mode is enabled. Port 1 is Fiber and has Center MC enabled. Port 2 is UTP. Port 3 (MII) is enabled.	(1, 0)	Terminal MC mode (2 MAC + 2 PHY) MC mode is enabled. Port 1 is Fiber and has Terminal MC enabled. Port 2 is UTP. Port 3 (MII) is disabled.	(1, 1)	Terminal MC mode (3 MAC + 2 PHY) MC mode is enabled. Port 1 is Fiber and has Terminal MC enabled. Port 2 is UTP. Port 3 (MII) is enabled.
(MCHS, MCCS)	Description												
(0, 0)	Normal 3 port switch mode (3 MAC + 2 PHY) MC mode is disabled. Port 1 is either Fiber or UTP. Port 2 is UTP. Port 3 (MII) is enabled.												
(0, 1)	Center MC mode (3 MAC + 2 PHY) MC mode is enabled. Port 1 is Fiber and has Center MC enabled. Port 2 is UTP. Port 3 (MII) is enabled.												
(1, 0)	Terminal MC mode (2 MAC + 2 PHY) MC mode is enabled. Port 1 is Fiber and has Terminal MC enabled. Port 2 is UTP. Port 3 (MII) is disabled.												
(1, 1)	Terminal MC mode (3 MAC + 2 PHY) MC mode is enabled. Port 1 is Fiber and has Terminal MC enabled. Port 2 is UTP. Port 3 (MII) is enabled.												
10	MCCS	lpd											
11	PDD#	lpu	Power Down Detect 1 = normal operation 0 = power down detected  In Terminal MC mode (pin MCHS is '1'), a high to low transition to this pin will cause port 1 (fiber) to generate and send out an "Indicate Terminal MC Condition" OAM frame with the S0 status bit set to '1'.										
12	ADVFC	lpu	1 = advertise the switch's flow control capability via auto negotiation. 0 = will not advertise the switch's flow control capability via auto negotiation.										
13	P2ANEN	lpu	1 = enable auto negotiation on port 2. 0 = disable auto negotiation on port 2.										
14	P2SPD	lpd	1 = Force port 2 to 100BT if P2ANEN = 0. 0 = Force port 2 to 10BT if P2ANEN = 0.										
15	P2DPX	lpd	1 = port 2 default to full duplex mode if P2ANEN = 1 and auto negotiation fails. Force port 2 in full duplex mode if P2ANEN = 0. 0 = port 2 default to half duplex mode if P2ANEN = 1 and auto negotiation fails. Force port 2 in half duplex mode if P2ANEN = 0.										
16	P2FFC	lpd	1 = always enable (force) port 2 flow control feature. 0 = port 2 flow control feature enable is determined by auto negotiation result.										
17	P1FST	Opu	1 = normal function 0 = MC in loop back mode, or MC abnormal conditions happen										
18	P1LCRCD	lpd	In MC loop back mode,  1 = Drop OAM frames and Ethernet frames with the following errors –										

Pin #	Pin Name	Type	Description
			CRC, undersize, oversize. Loop back Ethernet frames with only good CRC and valid length. 0 = Drop OAM frames only. Loop back all Ethernet frames including those with errors.
19	P1LPBM	l <sub>pd</sub>	0 = perform MC loop back at MAC of port 2 1 = reserve. Do not use.
20	P2LED3	O <sub>pd</sub>	Port 2 LED Indicator Note: Internal pull down is weak; it will not turn ON the LED.  <i>See description in pin# (4).</i>
21	DGND	Gnd	Digital ground
22	VDDC / VOUT_1V8	Pwr	<b>VDDC : For KS8993F, this is an input power pin for the 1.8V digital core VDD.</b>  <b>VOUT_1V8 : For KS8993FL, this is an 1.8V output power pin to supply the KS8993FL's input power pins: VDDAP (pin 63), VDDC (pins 91, 123) and VDDA (pins 38, 43, 57).</b>
23	LEDSEL1	l <sub>pd</sub>	LED display mode select  <i>See description in pin# (1,4).</i>
24	NC	O <sub>pd</sub>	Reserved
25	P1LED3	O <sub>pd</sub>	Port 1 LED Indicator Note: An external 1K pull down is needed on this pin if it is connected to a LED.  <i>See description in pin# (1).</i>
26	NC	O <sub>pd</sub>	Reserved
27	HWPOVR	l <sub>pd</sub>	Hardware Pin Overwrite 0 = Disable. All strap-in pins configurations are overwritten by the EEPROM configuration data. 1 = Enable. All strap-in pins configurations are overwritten by the EEPROM configuration data, except for P2ANEN (pin 13), P2SPD (pin 14), P2DPX (pin 15) and ML_EN (pin 34).
28	P2MDIXDIS	l <sub>pd</sub>	Port 2 auto MDI/MDI-X 0 = enable (default) 1 = disable
29	P2MDIX	l <sub>pd</sub>	Port 2 MDI/MDI-X setting when auto MDI/MDI-X is disabled 0 = MDI-X (default), {transmit on TXP2/TXM2 pins} 1 = MDI, {transmit on RXP2/RXM2 pins}
30	P1ANEN	l <sub>pu</sub>	1 = enable auto negotiation on port 1 0 = disable auto negotiation on port 1
31	P1SPD	l <sub>pd</sub>	1 = Force port 1 to 100BT if P1ANEN = 0. 0 = Force port 1 to 10BT if P1ANEN = 0.
32	P1DPX	l <sub>pd</sub>	1 = port 1 default to full duplex mode if P1ANEN = 1 and auto negotiation fails. Force port 1 in full duplex mode if P1ANEN = 0. 0 = port 1 default to half duplex mode if P1ANEN = 1 and auto negotiation fails. Force port 1 in half duplex mode if P1ANEN = 0.
33	P1FFC	l <sub>pd</sub>	1 = always enable (force) port 1 flow control feature 0 = port 1 flow control feature enable is determined by auto negotiation result.
34	ML_EN	l <sub>pd</sub>	1 = enable missing link

Pin #	Pin Name	Type	Description
			0 = disable missing link
35	DIAGF	lpd	1 = diagnostic fail 0 = diagnostic normal
36	PWRDN	l	Chip power down input (active low)
37	AGND	Gnd	Analog ground
38	VDDA	Pwr	1.8V analog VDD
39	AGND	Gnd	Analog ground
40	MUX1	l	Factory test pin – float for normal operation
41	MUX2	l	Factory test pin – float for normal operation
42	AGND	Gnd	Analog ground
43	VDDA	Pwr	1.8V analog VDD
44	FXSD1	l	Fiber signal detect / factory test pin
45	RXP1	I/O	Physical receive or transmit signal (+ differential)
46	RXM1	I/O	Physical receive or transmit signal (- differential)
47	AGND	Gnd	Analog ground
48	TXP1	I/O	Physical transmit or receive signal (+ differential)
49	TXM1	I/O	Physical transmit or receive signal (- differential)
50	VDDATX	Pwr	3.3V analog VDD
51	VDDARX	Pwr	3.3V analog VDD
52	RXM2	I/O	Physical receive or transmit signal (– differential)
53	RXP2	I/O	Physical receive or transmit signal (+ differential)
54	AGND	Gnd	Analog ground
55	TXM2	I/O	Physical transmit or receive signal (– differential)
56	TXP2	I/O	Physical transmit or receive signal (+ differential)
57	VDDA	Pwr	1.8V analog VDD
58	AGND	Gnd	Analog ground
59	TEST1	l	Factory test pin – float for normal operation
60	TEST2	l	Factory test pin – float for normal operation
61	ISET	O	Set physical transmit output current. Pull down this pin with a 3.01K 1% resistor to ground.
62	AGND	Gnd	Analog ground
63	VDDAP	Pwr	1.8V analog VDD for PLL
64	AGND	Gnd	Analog ground
65	X1	l	25 MHz crystal/oscillator clock connections Pins (X1, X2) connect to a crystal. If an oscillator is used, X1 connects to a 3.3V tolerant oscillator and X2 is a no connect.  <b>Note:</b> Clock is +/- 50ppm for both crystal and oscillator.
66	X2	O	
67	RST_N	lpu	Hardware reset pin (active low)
68	BPEN	lpd	Half Duplex Backpressure 1 = enable 0 = disable
69	SMAC	lpd	Special Mac Mode In this mode, the switch will do faster backoffs than normal. 1 = enable 0 = disable
70	LEDSEL0	lpd	LED display mode select  <i>See description in pin# (1,4).</i>
71	SMTXEN	lpd	Switch MII transmit enable
72	SMTXD3	lpd	Switch MII transmit data bit 3

Pin #	Pin Name	Type	Description	
73	SMTXD2	lpd	Switch MII transmit data bit 2	
74	SMTXD1	lpd	Switch MII transmit data bit 1	
75	SMTXD0	lpd	Switch MII transmit data bit 0	
76	SMTXER	lpd	Switch MII transmit error	
77	SMTXC	lpd/O	Switch MII transmit clock Output in PHY MII mode Input in MAC MII mode	
78	DGND	Gnd	Digital ground	
79	VDDIO	Pwr	3.3V digital VDD	
80	SMRXC	lpd/O	Switch MII receive clock Output in PHY MII mode Input in MAC MII mode	
81	SMRXDV	O	Switch MII receive data valid	
82	SMRXD3	lpd/O	Switch MII receive data bit 3  Strap option: Switch MII full duplex flow control PD (default) = disable PU = enable	
83	SMRXD2	lpd / O	Switch MII receive bit 2  Strap option: Switch MII is in PD (default) = full duplex mode PU = half duplex mode	
84	SMRXD1	lpd/O	Switch MII receive bit 1  Strap option: Switch MII is in PD (default) = 100Mbps mode PU = 10Mbps mode	
85	SMRXD0	lpd/O	Switch MII receive bit 0  Strap option: Switch will accept packet size up to PD (default) = 1536 bytes (inclusive); PU = 1522 bytes (tagged), 1518 bytes (untagged)	
86	SCOL	lpd/O	Switch MII collision detect	
87	SCRS	lpd/O	Switch MII carrier sense	
88	SCONF1	lpd	Switch MII interface configuration	
89	SCONF0	lpd		
		(SCONF1, SCONF0)		Description
		(0,0)		disable, output tri-stated
		(0,1)	PHY mode MII	
		(1,0)	MAC mode MII	
		(1,1)	PHY mode SNI	
90	DGND	Gnd	Digital ground	
91	VDDC	Pwr	1.8V digital VDD	
92	PRSEL1	lpd	<b>Priority Select</b> Select queue servicing if using split queues. Use the table	

Pin #	Pin Name	Type	Description										
93	PRSEL0	lpd	<p>below to select the desired servicing. Note that this selection affects all split transmit queue ports in the same way.</p> <table border="1"> <thead> <tr> <th>(PRSEL,PRSEL0)</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>(0,0)</td> <td>Transmit all high priority before low priority</td> </tr> <tr> <td>(0,1)</td> <td>Transmit high priority and low priority at 10:1 ratio.</td> </tr> <tr> <td>(1,0)</td> <td>Transmit high priority and low priority at 5:1 ratio.</td> </tr> <tr> <td>(1,1)</td> <td>Transmit high priority and low priority at 2:1 ratio.</td> </tr> </tbody> </table>	(PRSEL,PRSEL0)	Description	(0,0)	Transmit all high priority before low priority	(0,1)	Transmit high priority and low priority at 10:1 ratio.	(1,0)	Transmit high priority and low priority at 5:1 ratio.	(1,1)	Transmit high priority and low priority at 2:1 ratio.
(PRSEL,PRSEL0)	Description												
(0,0)	Transmit all high priority before low priority												
(0,1)	Transmit high priority and low priority at 10:1 ratio.												
(1,0)	Transmit high priority and low priority at 5:1 ratio.												
(1,1)	Transmit high priority and low priority at 2:1 ratio.												
94	MDC	lpu	MII Management interface: clock input										
95	MDIO	lpu/O	<p>MII Management interface: data input/output</p> <p>Note: An external 4.7K pull up is needed on this pin when it is in use.</p>										
96	SPIQ	Opu	<p>SPI slave mode: serial data output</p> <p><i>See description in pin# (100, 101)</i></p>										
97	SCL	lpu/O	<p>SPI slave mode / I2C slave mode: clock input I2C master mode: clock output</p> <p><i>See description in pin# (100, 101)</i></p>										
98	SDA	lpu/O	<p>SPI slave mode: serial data input I2C master/slave mode: serial data input/output</p> <p><i>See description in pin# (100, 101)</i></p>										
99	SPIS_N	lpu	<p>SPI slave mode: chip select (active low)</p> <p>When SPIS_N is high, the KS8993F is deselected and SPIQ is held in high impedance state.</p> <p>A high-to-low transition is used to initiate SPI data transfer.</p> <p><i>See description in pin# (100, 101)</i></p>										
100	PS1	lpd	Serial bus configuration pins to select mode of access to KS8993F internal										



Pin #	Pin Name	Type	Description																																													
101	PS0	lpd	<p>registers.</p> <p><b>[PS1, PS0] = [0, 0] --- I2C master (EEPROM) mode</b>                      (If EEPROM is not detected, the power up default values of the KS8993F internal registers will be used)</p> <table border="1"> <thead> <tr> <th>Interface Signals</th> <th>Type</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>SPIQ</td> <td>O</td> <td>Not used. (tri-stated)</td> </tr> <tr> <td>SCL</td> <td>O</td> <td>I2C clock</td> </tr> <tr> <td>SDA</td> <td>I/O</td> <td>I2C data I/O</td> </tr> <tr> <td>SPIS_N</td> <td>lpu</td> <td>Not used.</td> </tr> </tbody> </table> <p><b>[PS1, PS0] = [0, 1] --- I2C slave mode</b>                      The external I2C master will drive the SCL clock.                      The KS8993F device addresses are:                      1011_1111 &lt;read&gt;                      1011_1110 &lt;write&gt;</p> <table border="1"> <thead> <tr> <th>Interface Signals</th> <th>Type</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>SPIQ</td> <td>O</td> <td>Not used. (tri-stated)</td> </tr> <tr> <td>SCL</td> <td>I</td> <td>I2C clock</td> </tr> <tr> <td>SDA</td> <td>I/O</td> <td>I2C data I/O</td> </tr> <tr> <td>SPIS_N</td> <td>lpu</td> <td>Not used.</td> </tr> </tbody> </table> <p><b>[PS1, PS0] = [1, 0] --- SPI slave mode</b></p> <table border="1"> <thead> <tr> <th>Interface Signals</th> <th>Type</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>SPIQ</td> <td>O</td> <td>SPI Data Out</td> </tr> <tr> <td>SCL</td> <td>I</td> <td>SPI clock</td> </tr> <tr> <td>SDA</td> <td>I</td> <td>SPI Data In</td> </tr> <tr> <td>SPIS_N</td> <td>lpu</td> <td>SPI chip select</td> </tr> </tbody> </table> <p><b>[PS1, PS0] = [1, 1] --- SMI mode</b>                      In this mode, the KS8993F provides access to all its internal 8 bit registers thru its MDC and MDIO pins.</p> <p><b>Note</b>                      When (PS1, PS0) ≠ (1,1), the KS8993F provides access to its 16 bit MIIM registers thru its MDC and MDIO pins.</p>	Interface Signals	Type	Description	SPIQ	O	Not used. (tri-stated)	SCL	O	I2C clock	SDA	I/O	I2C data I/O	SPIS_N	lpu	Not used.	Interface Signals	Type	Description	SPIQ	O	Not used. (tri-stated)	SCL	I	I2C clock	SDA	I/O	I2C data I/O	SPIS_N	lpu	Not used.	Interface Signals	Type	Description	SPIQ	O	SPI Data Out	SCL	I	SPI clock	SDA	I	SPI Data In	SPIS_N	lpu	SPI chip select
Interface Signals	Type	Description																																														
SPIQ	O	Not used. (tri-stated)																																														
SCL	O	I2C clock																																														
SDA	I/O	I2C data I/O																																														
SPIS_N	lpu	Not used.																																														
Interface Signals	Type	Description																																														
SPIQ	O	Not used. (tri-stated)																																														
SCL	I	I2C clock																																														
SDA	I/O	I2C data I/O																																														
SPIS_N	lpu	Not used.																																														
Interface Signals	Type	Description																																														
SPIQ	O	SPI Data Out																																														
SCL	I	SPI clock																																														
SDA	I	SPI Data In																																														
SPIS_N	lpu	SPI chip select																																														
102	PV31	lpu	<p><b>Port 3 port based VLAN mask bits.</b> Use to select which ports may transmit packets received on port 3.</p> <p>PV31 = 1, port 1 may transmit packets received on port 3.                      PV31 = 0, port 1 will not transmit any packets received on port 3.</p> <p>PV32 = 1, port 2 may transmit packets received on port 3.                      PV32 = 0, port 2 will not transmit any packets received on port 3.</p>																																													
103	PV32	lpu																																														
104	PV21	lpu	<p><b>Port 2 port based VLAN mask bits.</b> Use to select which ports may transmit packets received on port 2.</p> <p>PV21 = 1, port 1 may transmit packets received on port 2.                      PV21 = 0, port 1 will not transmit any packets received on port 2.</p> <p>PV23 = 1, port 3 may transmit packets received on port 2.                      PV23 = 0, port 3 will not transmit any packets received on port 2.</p>																																													
105	PV23	lpu																																														
106	DGND	Gnd	Digital ground																																													

Pin #	Pin Name	Type	Description
107	VDDIO	Pwr	3.3V digital VDD
108	PV12	lpu	<p><b>Port 1 port based VLAN mask bits.</b> Use to select which ports may transmit packets received on port 1.</p> <p>PV12 = 1, port 2 may transmit packets received on port 1.  PV12 = 0, port 2 will not transmit any packets received on port 1.</p> <p>PV13 = 1, port 3 may transmit packets received on port 1.  PV13 = 0, port 3 will not transmit any packets received on port 1.</p>
109	PV13	lpu	
110	P3_1PEN	lpd	<p><b>Enable 802.1p priority classification on port 3 ingress</b></p> <p>1 = enable  0 = disable</p> <p>Enable is from the receive perspective. If 802.1p processing is disabled or there is no tag, priority is determined by the P3_PP pin.</p>
111	P2_1PEN	lpd	<p><b>Enable 802.1p priority classification on port 2 ingress</b></p> <p>1 = enable  0 = disable</p> <p>Enable is from the receive perspective. If 802.1p processing is disabled or there is no tag, priority is determined by the P2_PP pin.</p>
112	P1_1PEN	lpd	<p><b>Enable 802.1p priority classification on port 1 ingress</b></p> <p>1 = enable  0 = disable</p> <p>Enable is from the receive perspective. If 802.1p processing is disabled or there is no tag, priority is determined by the P1_PP pin.</p>
113	P3_TXQ2	lpd	<p><b>Select transmit queue split on port 3</b></p> <p>1 = split  0 = no split</p> <p>The split sets up high and low priority queues. Packet priority classification is done on ingress ports, via port-based, 802.1p or TOS based scheme. The priority enabled queuing on port 3 is set by P3_TXQ2.</p>
114	P2_TXQ2	lpd	<p><b>Select transmit queue split on port 2</b></p> <p>1 = split  0 = no split</p> <p>The split sets up high and low priority queues. Packet priority classification is done on ingress ports, via port-based, 802.1p or TOS based scheme. The priority enabled queuing on port 2 is set by P2_TXQ2.</p>
115	P1_TXQ2	lpd	<p><b>Select transmit queue split on port 1</b></p> <p>1 = split  0 = no split</p> <p>The split sets up high and low priority queues. Packet priority classification is done on ingress ports, via port-based, 802.1p or TOS based scheme. The priority enabled queuing on port 1 is set by P1_TXQ2.</p>
116	P3_PP	lpd	<b>Select port-based priority on port 3 ingress</b>

Pin #	Pin Name	Type	Description
			<p>1 = high 0 = low &lt;default&gt; 802.1p and Diffserv, if applicable, will take precedence.</p>
117	P2_PP	lpd	<p><b>Select port-based priority on port 2 ingress</b> 1 = high 0 = low &lt;default&gt; 802.1p and Diffserv, if applicable, will take precedence.</p>
118	P1_PP	lpd	<p><b>Select port-based priority on port 1 ingress</b> 1 = high 0 = low &lt;default&gt; 802.1p and Diffserv, if applicable, will take precedence.</p>
119	P3_TAGINS	lpd	<p><b>Enable tag insertion on port 3 egress</b> 1 = enable 0 = disable All packets transmitted from port 3 will have 802.1Q tag. Packets received with tag will be sent out intact. Packets received without tag will be tagged with ingress port's default tag.</p>
120	P2_TAGINS	lpd	<p><b>Enable tag insertion on port 2 egress</b> 1 = enable 0 = disable All packets transmitted from port 2 will have 802.1Q tag. Packets received with tag will be sent out intact. Packets received without tag will be tagged with ingress port's default tag.</p>
121	P1_TAGINS	lpd	<p><b>Enable tag insertion on port 1 egress</b> 1 = enable 0 = disable All packets transmitted from port 1 will have 802.1Q tag. Packets received with tag will be sent out intact. Packets received without tag will be tagged with ingress port's default tag.</p>
122	DGND	Gnd	Digital ground
123	VDDC	Pwr	1.8V digital VDD
124	P3_TAGRM	lpd	<p><b>Enable tag removal on port 3 egress</b> 1 = enable 0 = disable All packets transmitted from port 3 will not have 802.1Q tag. Packets received with tag will be modified by removing 802.1Q tag. Packets received without tag will be sent out intact.</p>
125	P2_TAGRM	lpd	<p><b>Enable tag removal on port 2 egress</b> 1 = enable 0 = disable All packets transmitted from port 2 will not have 802.1Q tag. Packets received with tag will be modified by removing 802.1Q tag. Packets received without tag will be sent out intact.</p>
126	P1_TAGRM	lpd	<b>Enable tag removal on port 1 egress</b>

Pin #	Pin Name	Type	Description
			1 = enable 0 = disable All packets transmitted from port 1 will not have 802.1Q tag. Packets received with tag will be modified by removing 802.1Q tag. Packets received without tag will be sent out intact.
127	TESTEN	lpd	Scan Test Enable For normal operation, pull down this pin to ground
128	SCANEN	lpd	Scan Test Scan Mux Enable For normal operation, pull down this pin to ground

## Note:

Pwr = power supply;

Gnd = ground;

I = input;

O = output;

I/O = bi-directional

lpu = input w/ internal pull up;

lpd = input w/ internal pull down;

lpu/O = input w/ internal pull up during  
reset, output pin otherwise;lpd/O = input w/ internal pull down during  
reset, output pin otherwise;

PD = strap pull down;

PU = strap pull up;

Otri = output tri-stated;

Opu = Output with internal pull-up;

Opd = Output with internal pull-down

## 2 Functional Description

### 2.1 Overview

The KS8993F is a single-chip Fast Ethernet media converter. It contains two 10/100 physical layer transceivers, three MAC (Media Access Control) units, layer-2 managed switch, and frame buffer. On the media side, the KS8993F supports IEEE 802.3 10BASE-T, 100BASE-TX on ports 1 and 2, and 100BASE-FX on port 1.

The KS8993F implements the unique OAM sub-layer, which resides between RS and PCS layer in the IEEE 802.3 standard. The KS8993F sends and receives an OAM frame that has a fixed length of 96 bits. This special frame is used for the transmission of OAM information between center MC and terminal MC.

The KS8993F has the flexibility to reside in an unmanaged or managed design. An unmanaged design is achieved through I/O strapping or EEPROM programming at system reset time. In a managed design, a host processor has complete control of the KS8993F via the SMI, MIIM, SPI or I<sup>2</sup>C interface.

The KS8993F supports advanced Quality Of Service, port mirroring, rate limiting, broadcast storm protection, and management via SNMP.

The KS8993FL is the single supply version with all the identical rich features of the KS8993F. In the KS8993FL version, pin number 22 provides 1.8V output power to the KS8993FL's VDDC, VDDA and VDDAP power pins. Refer to the pin description of pin number 22 in section 1.2, Pin Description and I/O Assignment, for more details.

Physical signal transmission and reception are enhanced through the use of patented analog circuitry that makes the design more efficient, and allows for lowest power consumption and smaller chip die size.

### 2.2 Media Converter Function

The KS8993F is the industry's first single-chip Fast Ethernet media converter that conforms to the TS-1000 spec. The TS-1000 spec. has been standardized by the TELECOMMUNICATION TECHNOLOGY COMMITTEE (TTC) of Japan in May 2002 and can be purchased from TTC. Some key TS-1000 features include:

- Private point-to-point communication between two TS-1000 compliant devices
- 96 bits (12 bytes) frames for the transmission of OAM information between center MC and terminal MC
- Transmission of MC status between center MC and terminal MC
- Automatic generation of OAM frame to inform MC link partner of local MC's status change
- Transmission of vendor code and model number information between center MC and terminal MC for device identification
- Inquisition of terminal MC status by center MC
- Remote loop back for diagnostic by center MC

#### 2.2.1 OAM (Operations, Administration, and Management) Frame Format

<b>Bit</b>	<b>Command</b>	<b>Description</b>
F0-F7	Preamble	1010 1010
C0	Conservation Delimiter	0
C1	Direction Delimiter	0: Upstream (from terminal MC to center MC) 1: Downstream (from center MC to terminal MC)
C2-C3	Configuration Delimiter	10: request 11:reponse 01: indication 00:reserved
C4-C7	Version	0000
C8-C15	Control signal	1000 0000: Start loop back test 0000 0000: Stop loop back test 0100 0000: Notify status
S0	Power	0: normal operation 1: power down
S1	Optical	0: normal 1:abnormal
S2	UTP link	0: link up 1: link down
S3	MC	0: normal 1:brake
S4	Way for information	0: use conservation frame 1: use FEFI
S5	Loop mode	0: normal operation 1: in loop mode
S6	Terminal MC Link option	0: Center side MC have to set always "0" 1: Terminal side MC have to set always "1"
S7	Terminal MC Link Speed1	This bit must be set "0"
S8	Terminal MC Link Speed2	0: 10Mbps 1: 100Mbps These bits have to be set "0", if S2 is "1" (Center side MC have to set always "0")
S9	Terminal MC Link Duplex	0: Half Duplex 1: Full Duplex This bit have to be set "0", if S2 is "1" (Center side MC have to set always "0")
S10	Terminal MC Auto-Negotiation capability	0: Not Support Auto-Negotiation 1: Support Auto-Negotiation (Center side MC have to set always "0")
S11	Multiple link partner	0: one link partner on UTP side 1: multiple link partner on UTP side
S12 - S15	Reserve	All bits must be set "0"
M0-M23	Vendor code	
M24-M47	Model number	
E0-E7	FCS	Create FCS at this sub-layer (C0-M47)


### 2.2.2 MC (Media Converter) Mode

MC (Media Converter) mode is selected and configured using hardware pins: MCCS and MCHS.

Terminal MC mode without port 3 support is enabled when MCCS=0 and MCHS=1. In this mode, port 1 is 100BASE-FX, port 2 is 10BASE-TX or 100BASE-TX and port 3 is disabled. Terminal MC function is enabled, and the OAM sub-layer responds to the center MC with OAM frames, such as condition inform reply, loop mode start reply, and loop mode stop reply.

Terminal MC mode with port 3 support is enabled when MCCS=1 and MCHS=1. In this mode, port 1 is 100BASE-FX, port 2 is 10BASE-T or 100BASE-TX and port 3 supports MII or SNI interface. Terminal MC function is enabled, and the OAM sub-layer responds to the center MC with OAM frames, such as condition inform reply, loop mode start reply, and loop mode stop reply.


Center MC mode with port 3 support is enabled when MCCS=1 and MCHS=0. In this mode, port 1 is 100BASE-FX, port 2 is 10BASE-T or 100BASE-TX and port 3 supports MII or SNI interface. Center MC function is enabled, and the OAM sub-layer generates and sends OAM frames, such as condition inform request, loop mode start request and loop mode stop request to the terminal MC.



### 2.2.3 MC Loop Back Function

MC loop back operation is initiated and enabled by the center MC. The terminal MC provides the loop back path to return the loop back packet back to the center MC. In terminal MC mode, the KS8993F provides the following loop back path:

- Receive loop back packet from center MC at RXP1/RXM1 input pins of port 1 (fiber).
- Turn around loop back packet at MAC of port 2 (copper).
- Transmit loop back packet back to center MC from TXP1/TXM1 output pins of port 1 (fiber).



## 2.2.4 Registers for Media Converter Functions

The KS8993F provides 32 dedicated registers (0x40 to 0x5F) for MC communication between center MC and terminal MC. Some MC register functions include:

- PHY address & configuration
- Loop back counters for CRC error, timeout, good packet
- Remote commands
- Counters for valid MC packet transmitted and received
- MC - status, vendor code, and model number
- Link Partner - status, vendor code, and model number

## 2.2.5 Unique I/O Feature Definition



Pin	Signal Name	Type	Description
#27	HWPOVR	Input	<p>Hardware pin strapping to override the EEPROM value after reset</p> <p>When HWPOVR = 0, the reset sequence for KS8993F are:</p> <ul style="list-style-type: none"> <li>• Reads HW pin strapping configuration after reset.</li> <li>• Reads EEPROM configuration for all registers.</li> </ul> <p>When HWPOVR = 1, the reset sequence for KS8993F are:</p> <ul style="list-style-type: none"> <li>• Reads HW pin strapping configuration after reset.</li> <li>• Reads EEPROM configuration for all registers, except for port 2 (auto negotiation, speed, duplex) and Missing Link.</li> </ul> <p>When HWPOVR = 1 during normal switch operation:</p> <ol style="list-style-type: none"> <li>1. Port 2 (auto negotiation, speed, duplex) can be updated via pins P2ANEN, P2SPD and P2DPX, respectively. These three pins are polled by the KS8993F.</li> </ol>

**2.2.6 Port 1 LED Indicator Definition**

	LEDSEL1 = 0		LEDSEL1 = 1	
	LEDSEL0=0	LEDSEL0=1	LEDSEL0=0	LEDSEL0=1
P1LED3	Tri-state, Pull-Down	Tri-state, Pull-Down	Activity	---
P1LED2	Link/Activity	100BASE-TX Link/Activity	Link	---
P1LED1	Full Duplex/ Collision	10BASE-T Link/Activity	Full Duplex/ Collision	---
P1LED0	Speed	Full Duplex	Speed	---

**2.2.7 Port 2 LED Indicator Definition**

	LEDSEL1 = 0		LEDSEL1 = 1	
	LEDSEL0=0	LEDSEL0=1	LEDSEL0=0	LEDSEL0=1
P2LED3	Tri-state, Pull-Down	Tri-state, Pull-Down	Activity	---
P2LED2	Link/Activity	100BASE-TX Link/Activity	Link	---
P2LED1	Full Duplex/ Collision	10BASE-T Link/Activity	Full Duplex/ Collision	---
P2LED0	Speed	Full Duplex	Speed	---

## 2.3 Physical Transceiver

### 2.3.1 100BASE-TX Transmit

The 100BASE-TX transmit function performs parallel to serial conversion, 4B/5B coding, scrambling, NRZ to NRZI conversion, MLT3 encoding and transmission. The circuit starts with a parallel to serial conversion, which converts the MII data from the MAC into a 125 MHz serial bit stream. The data and control stream is then converted into 4B/5B coding followed by a scrambler. The serialized data is further converted from NRZ to NRZI format, and then transmitted in MLT3 current output. The output current is set by an external 1% 3.01 K $\Omega$  resistor for the 1:1 transformer ratio. It has a typical rise/fall time of 4 ns and complies with the ANSI TP-PMD standard regarding amplitude balance, overshoot and timing jitter. The wave-shaped 10BASE-T output is also incorporated into the 100BASE-TX transmitter.

### 2.3.2 100BASE-TX Receive

The 100BASE-TX receiver function performs adaptive equalization, DC restoration, MLT3 to NRZI conversion, data and clock recovery, NRZI to NRZ conversion, de-scrambling, 4B/5B decoding and serial to parallel conversion. The receiving side starts with the equalization filter to compensate for inter-symbol interference (ISI) over the twisted pair cable. Since the amplitude loss and phase distortion is a function of the length of the cable, the equalizer has to adjust its characteristics to optimize the performance. In this design, the variable equalizer will make an initial estimation based on comparisons of incoming signal strength against some known cable characteristics, then it tunes itself for optimization. This is an ongoing process and can self adjust against environmental changes such as temperature variations.

The equalized signal then goes through a DC restoration and data conversion block. The DC restoration circuit is used to compensate for the effect of base line wander and improve the dynamic range. The differential data conversion circuit converts the MLT3 format back to NRZI. The slicing threshold is also adaptive.

The clock recovery circuit extracts the 125 MHz clock from the edges of the NRZI signal. This recovered clock is then used to convert the NRZI signal into the NRZ format. The signal is then sent through the de-scrambler followed by the 4B/5B decoder. Finally, the NRZ serial data is converted to the MII format and provided as the input data to the MAC.

### 2.3.3 PLL Clock Synthesizer

The KS8993F generates 125 MHz, 31.25 MHz, 25 MHz and 10 MHz clocks for system timing. Internal clocks are generated from an external 25 MHz crystal or oscillator.

### 2.3.4 Scrambler/De-scrambler (100BASE-TX only)

The purpose of the scrambler is to spread the power spectrum of the signal in order to reduce EMI and baseline wander. Transmitted data is scrambled through the use of an 11-bit wide linear feedback shift register (LFSR). The scrambler can generate a 2047-bit non-repetitive sequence. The receiver will then de-scramble the incoming data stream with the same sequence at the transmitter.

### 2.3.5 100BASE-FX Operation and Signal Detection

100BASE-FX operation is very similar to 100BASE-TX operation with the differences being that the scrambler/de-scrambler and MLT3 encoder/decoder are bypassed on transmission and reception. In this mode, the auto negotiation feature is bypassed since there is no standard that supports fiber auto negotiation, and the auto MDI/MDI-X feature is also disabled.