imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





KSZ9021RL/RN

Gigabit Ethernet Transceiver with RGMII Support

Revision 1.2

General Description

The KSZ9021RL is a completely integrated triple speed (10Base-T/100Base-TX/1000Base-T) Ethernet Physical Layer Transceiver for transmission and reception of data over standard CAT-5 unshielded twisted pair (UTP) cable.

The KSZ9021RL provides the Reduced Gigabit Media Independent Interface (RGMII) for direct connection to RGMII MACs in Gigabit Ethernet Processors and Switches for data transfer at 10/100/1000Mbps speed.

The KSZ9021RL reduces board cost and simplifies board layout by using on-chip termination resistors for the four differential pairs and by integrating a LDO controller to drive a low cost MOSFET to supply the 1.2V core.


The KSZ9021RL provides diagnostic features to facilitate system bring-up and debugging in production testing and in product deployment. Parametric NAND tree support enables fault detection between KSZ9021 I/Os and board. Micrel LinkMD[®] TDR-based cable diagnostics permit identification of faulty copper cabling. Remote and local loopback functions provide verification of analog and digital data paths.

The KSZ9021RL is available in a 64-pin, lead-free E-LQFP package, and is offered as the KSZ9021RN in the smaller 48-pin QFN package (See Ordering Information).

Features

- Single-chip 10/100/1000Mbps IEEE 802.3 compliant Ethernet Transceiver
- RGMII interface compliant to RGMII Version 1.3
- RGMII I/Os with 3.3V/2.5V tolerant and programmable timings to adjust and correct delays on both Tx and Rx paths
- Auto-negotiation to automatically select the highest link up speed (10/100/100Mbps) and duplex (half/full)
- On-chip termination resistors for the differential pairs
- On-chip LDO controller to support single 3.3V supply operation – requires only external FET to generate 1.2V for the core
- Jumbo frame support up to 16KB
- 125MHz Reference Clock Output
- Programmable LED outputs for link, activity and speed
- Baseline Wander Correction
- LinkMD[®] TDR-based cable diagnostics for identification of faulty copper cabling
- Parametric NAND Tree support for fault detection between chip I/Os and board.
- Loopback modes for diagnostics

Functional Diagram



LinkMD is a registered trademark of Micrel, Inc.

Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com

More Features

- Automatic MDI/MDI-X crossover for detection and correction of pair swap at all speeds of operation
- Automatic detection and correction of pair swap, pair skew and pair polarity
- MDC/MDIO Management Interface for PHY register configuration
- Interrupt pin option
- Power down and power saving modes
- Operating Voltages

0 0	
Core:	1.2V (external FET or regulator)
I/O:	3.3V or 2.5V
Transceiver:	3.3V

Available packages

64-pin E-LQFP (10mm x 10mm):	KSZ9021RL
48-pin QFN (7mm x 7mm):	KSZ9021RN

Applications

- Laser/Network printer
- Network attached storage (NAS)
- Network server
- Gigabit LAN on motherboard (GLOM)
- Broadband gateway
- Gigabit SOHO/SMB router
- IPTV
- IP Set-top box
- Game console
- Triple-play (data, voice, video) media center
- Media converter

Ordering Information

Part Number	Temp. Range	Package	Lead Finish	Description
KSZ9021RL	0°C to +70°C	64-Pin E-LQFP	Pb-Free	RGMII, Commercial Temperature, 64-E-LQFP
KSZ9021RLI (1)	-40°C to +85°C	64-Pin E-LQFP	Pb-Free	RGMII, Industrial Temperature, 64-E-LQFP
KSZ9021RN	0°C to +70°C	48-Pin QFN	Pb-Free	RGMII, Commercial Temperature, 48-QFN
KSZ9021RNI ⁽¹⁾	-40°C to +85°C	48-Pin QFN	Pb-Free	RGMII, Industrial Temperature, 48-QFN

Note:

1. Contact factory for availability.

Revision History

Revision	Date	Summary of Changes
1.0	1/16/09	Data sheet created.
1.1	10/13/09	Updated current consumption in Electrical Characteristics section.
		Corrected data sheet omission of register 1 bit 8 for 1000Base-T Extended Status information.
		Added the following register bits to provide further power saving during software power down: Tri- state all digital I/Os (reg. 258.7), LDO disable (reg. 263.15), Low frequency oscillator mode (reg. 263.8).
		Added KSZ9021RN device and updated entire data sheet accordingly.
		Added 48-Pin QFN package information.
1.2	2/13/14	Added RGMII Pad Skew Registers section.
		Corrected pad skew steps in Registers 260 (104h) and 261 (105h). Datasheet values are incorrect. There is no change to the silicon.
		Added Register 262 (106h) for RGMII TX Data Pad Skew.
		Updated boilerplate.

Contents

Pin Configuration – KSZ9021RL	8
Pin Description – KSZ9021RL	9
Strapping Options – KSZ9021RL	14
Pin Configuration – KSZ9021RN	15
Pin Description – KSZ9021RN	
Strapping Options – KSZ9021RN	21
Functional Overview	
Functional Description: 10Base-T/100Base-TX Transceiver	23
100Base-TX Transmit	
100Base-TX Receive	
Scrambler/De-scrambler (100Base-TX only)	
10Base-T Transmit	
10Base-T Receive	
Functional Description: 1000Base-T Transceiver	24
Analog Echo Cancellation Circuit	
Automatic Gain Control (AGC)	24
Analog-to-Digital Converter (ADC)	
Timing Recovery Circuit	
Adaptive Equalizer	
Trellis Encoder and Decoder	
Functional Description: 10/100/1000 Transceiver Features	
Auto MDI/MDI-X	
Pair- Swap, Alignment, and Polarity Check	
Wave Shaping, Slew Rate Control and Partial Response	
PLL Clock Synthesizer	
Auto-Negotiation	
RGMII Interface	
RGMII Signal Definition	
RGMII Signal Diagram	
RGMII Pad Skew Registers	
RGMII In-band Status	
MII Management (MIIM) Interface	
Interrupt (INT_N)	
LED Mode	
Single LED Mode	
Tri-color Dual LED Mode	
NAND Tree Support	34
Power Management	35
Power Saving Mode	
Software Power Down Mode	
Chip Power Down Mode	
Register Map	35

Register Description	
Register Description IEEE Defined Registers	
Vendor Specific Registers	
Extended Registers	
Absolute Maximum Ratings	
Operating Ratings	
Electrical Characteristics	
Timing Diagrams	50
RGMII Timing	
Auto-Negotiation Timing	
MDC/MDIO Timing	
Reset Timing	
Reset Circuit	53
Reference Circuits – LED Strap-in Pins	54
Reference Clock – Connection and Selection	55
Magnetics Specification	
Package Information	


List of Figures

Figure 1. KSZ9021RL/RN Block Diagram	22
Figure 2. KSZ9021RL/RN 1000Base-T Block Diagram – Single Channel	24
Figure 3. Auto-Negotiation Flow Chart	27
Figure 4. KSZ9021RL/RN RGMII Interface	29
Figure 5. RGMII v1.3 Specification (Figure 2 – Multiplexing and Timing Diagram)	50
Figure 6. Auto-Negotiation Fast Link Pulse (FLP) Timing	51
Figure 7. MDC/MDIO Timing	
Figure 8. Reset Timing	53
Figure 9. Recommended Reset Circuit	53
Figure 10. Recommended Reset Circuit for Interfacing with CPU/FPGA Reset Output	54
Figure 11. Reference Circuits for LED Strapping Pins	54
Figure 12. 25MHz Crystal/Oscillator Reference Clock Connection	55

List of Tables

Table 1. MDI/MDI-X Pin Mapping	
Table 2. Auto-Negotiation Timers	
Table 3. RGMII Signal Definition	
Table 4. RGMII Pad Skew Registers	
Table 5. Absolute Delay for 4-Bit Pad Skew Setting	
Table 6. RGMII In-Band Status	
Table 7. MII Management Frame Format – for KSZ9021RL/RN	
Table 8. Single LED Mode – Pin Definition	33
Table 9. Tri-color Dual LED Mode – Pin Definition	
Table 10. NAND Tree Test Pin Order – for KSZ9021RL	
Table 11. NAND Tree Test Pin Order – for KSZ9021RN	
Table 12. RGMII v1.3 Specification (Timing Specifics from Table 2)	
Table 13. Auto-Negotiation Fast Link Pulse (FLP) Timing Parameters	
Table 14. MDC/MDIO Timing Parameters	
Table 15. Reset Timing Parameters	
Table 16. Reference Crystal/Clock Selection Criteria	
Table 17. Magnetics Selection Criteria	
Table 18. Qualified Single Port 10/100/1000 Magnetics	

Pin Configuration – KSZ9021RL



64-Pin E-LQFP (Top View)

Pin Description – KSZ9021RL

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function
1	TXRXP_A	I/O	Media Dependent Interface[0], positive signal of differential pair
			1000Base-T Mode:
			TXRXP_A corresponds to BI_DA+ for MDI configuration and BI_DB+ for MDI-X configuration, respectively.
			10Base-T/100Base-TX Mode:
			TXRXP_A is the positive transmit signal (TX+) for MDI configuration and the positive receive signal (RX+) for MDI-X configuration, respectively.
2	TXRXM_A	I/O	Media Dependent Interface[0], negative signal of differential pair 1000Base-T Mode:
			TXRXM_A corresponds to BI_DA- for MDI configuration and BI_DB- for MDI-X configuration, respectively.
			10Base-T/100Base-TX Mode:
			TXRXM_A is the negative transmit signal (TX-) for MDI configuration and the negative receive signal (RX-) for MDI-X configuration, respectively.
3	AGNDH	Gnd	Analog ground
4	AVDDL	Р	1.2V analog V _{DD}
5	AVDDL	Р	1.2V analog V _{DD}
6	AVDDH	Р	3.3V analog V _{DD}
7	TXRXP_B	I/O	Media Dependent Interface[1], positive signal of differential pair
			1000Base-T Mode:
			TXRXP_B corresponds to BI_DB+ for MDI configuration and BI_DA+ for MDI-X configuration, respectively.
			10Base-T/100Base-TX Mode:
			TXRXP_B is the positive receive signal (RX+) for MDI configuration and the positive transmit signal (TX+) for MDI-X configuration, respectively.
8	TXRXM_B	I/O	Media Dependent Interface[1], negative signal of differential pair
			1000Base-T Mode:
			TXRXM_B corresponds to BI_DB- for MDI configuration and BI_DA- for MDI-X configuration, respectively.
			10Base-T/100Base-TX Mode:
			TXRXM_B is the negative receive signal (RX-) for MDI configuration and the negative transmit signal (TX-) for MDI-X configuration, respectively.
9	AGNDH	Gnd	Analog ground
10	TXRXP_C	I/O	Media Dependent Interface[2], positive signal of differential pair 1000Base-T Mode:
			TXRXP_C corresponds to BI_DC+ for MDI configuration and BI_DD+ for MDI-X configuration, respectively.
			10Base-T/100Base-TX Mode:
			TXRXP_C is not used.
11	TXRXM_C	I/O	Media Dependent Interface[2], negative signal of differential pair 1000Base-T Mode:
			TXRXM_C corresponds to BI_DC- for MDI configuration and BI_DD- for MDI-X configuration, respectively.
			10Base-T/100Base-TX Mode:
			TXRXM_C is not used.
12	AVDDL	Р	1.2V analog V _{DD}

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function	Pin Function					
13	AVDDL	Р	1.2V analog V _{DD}	1.2V analog V _{DD}					
14	TXRXP_D	TXRXP_D	I/O	Media Dependent Inter	face[3], pos	itive sigi	nal of differe	ential pair	
			1000Base-T Mode:						
			TXRXP_D corr MDI-X configur			for MDI co	nfiguration	and BI_DC+ for	
			10Base-T/100Base-TX	Mode:					
		TXRXP_D is not used.							
15	TXRXM_D	I/O	Media Dependent Inter	face[3], neg	ative sig	nal of diffe	rential pair		
			1000Base-T Mode:						
			TXRXM_D corr MDI-X configur			for MDI cor	nfiguration	and BI_DC- for	
			10Base-T/100Base-TX	Mode:					
			TXRXM_D is no	ot used.					
16	AVDDH	Р	3.3V analog V _{DD}						
17	VSS	Gnd	Digital ground						
18	VSS	Gnd	Digital ground						
19	LED2 /	I/O	LED Output: Prog	rammable L	ED2 Ou	itput /			
	PHYAD1			oull-up/pull-c				D[1] during n for details.	
			The LED2 pin is progra defined as follows. Single LED Mode	mmed by th	e LED_	MODE stra	pping optio	n (pin 55), and i	
			Link	Pin State	LED	Definition	7		
			Link off	н	OFF		-		
			Link on (any speed)	L	ON		-		
			Tri-color Dual LED Mo		n State		LED Defi	nition	
			Link / Activity	LE	ED2	LED1	LED2	LED1	
			Link off	Н		Н	OFF	OFF	
I			1000 Link / No Activity L			Н	ON	OFF	
			TOOD LINK / NO ACTIVIT	y [L					
			1000 Link / Activity (R		oggle	Н	Blinking	OFF	
					oggle		Blinking OFF	OFF ON	
			1000 Link / Activity (R	X, TX) To H	oggle	Н	-		
			1000 Link / Activity (R 100 Link / No Activity	X, TX) To H	oggle	H L	OFF	ON	
			1000 Link / Activity (R 100 Link / No Activity 100 Link / Activity (RX	X, TX) To H (, TX) H L	oggle	H L Toggle	OFF OFF	ON Blinking	
			1000 Link / Activity (R 100 Link / No Activity 100 Link / Activity (RX 10 Link / No Activity	X, TX) Tc H (, TX) H L TX) Tc Mode, LED	oggle 2 works	H L Toggle L Toggle	OFF OFF ON Blinking	ON Blinking ON Blinking	

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function							
21	LED1 /	I/O	LED Output: Programmable LED1 Output /							
	PHYAD0		Config Mode: The pull-up/pull-down value is latche power-up/reset. See "Strapping Opt The LED1 pin is programmed by the LED_MODE stra defined as follows.					ions" sectio	n for details.	
			Single LED Mode							
			Activity	Pin S	tate	LED	Definition			
			No Activity	Н		OFF				
			Activity (RX, TX)	Toggl	Э	Blink	king			
			Tri-color Dual LED	Mode	Pin	State	9	LED Defi	nition	
					LE	D2	LED1	LED2	LED1	
			Link off		Н		Н	OFF	OFF	
			1000 Link / No Activity 1000 Link / Activity (RX, TX)		L		Н	ON	OFF	
					Το	ggle	Н	Blinking	OFF	
			100 Link / No Activity		Н		L	OFF	ON	
			100 Link / Activity (RX, TX)	Н		Toggle	OFF	Blinking	
			10 Link / No Activity		L		L	ON	ON	
			10 Link / Activity (F	RX, TX)	Tog	ggle	Toggle	Blinking	Blinking	
			For Tri-color Dual LE indicate 10 Mbps Lir			works	s in conjunct	tion with LE	D2 (pin 19) t	Ö
22	DVDDL	Р	1.2V digital V _{DD}							
23	VSS	Gnd	Digital ground							
24	TXD0	I	RGMII Mode: RG	GMII TD0 (Trans	smit D	ata 0) Input			
25	TXD1	I	1				ata 1) Input			
26	TXD2	I					ata 2) Input			
27	TXD3		1	GMII TD3 (Trans	smit D	ata 3) Input			
28	VSS	Gnd	Digital ground							
29	DVDDL	Р	1.2V digital V _{DD}							
30	DVDDH	Р	3.3V/2.5V digital V _{DI}							
31	TX_ER	I					I should be I		connect.	
32	GTX_CLK	I	1				Reference C	, ,		
33	TX_EN	I		GMII TX_C	TL (1	ransn	nit Control)	Input		
34	VSS	Gnd	Digital ground							
35	DVDDL	Р	1.2V digital V _{DD}							

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function				
36	RXD3 /	I/O	RGMII Mode:	RGMII RD3 (Receive Data 3) Output /			
	MODE3		Config Mode:	The pull-up/pull-down value is latched as MODE3 during power-up/reset. See "Strapping Options" section for details.			
37	DVDDH	Р	3.3V/2.5V digita	al V _{DD}			
38	RXD2 /	I/O	RGMII Mode:	RGMII RD2 (Receive Data 2) Output /			
	MODE2		Config Mode:	The pull-up/pull-down value is latched as MODE2 during power-up/reset. See "Strapping Options" section for details.			
39	VSS	Gnd	Digital ground				
40	DVDDL	Р	1.2V digital V_{DD}				
41	RXD1 /	I/O	RGMII Mode:	RGMII RD1 (Receive Data 1) Output /			
	MODE1		Config Mode:	The pull-up/pull-down value is latched as MODE1 during power-up/reset. See "Strapping Options" section for details.			
42	RXD0 /	I/O	RGMII Mode:	RGMII RD0 (Receive Data 0) Output /			
	MODE0		Config Mode:	The pull-up/pull-down value is latched as MODE0 during power-up/reset. See "Strapping Options" section for details.			
43	RX_DV /	I/O	RGMII Mode:	RGMII RX_CTL (Receive Control) Output /			
	CLK125_EN		Config Mode:	Latched as CLK125_NDO Output Enable during power-up/reset See "Strapping Options" section for details.			
44	DVDDH	Р	3.3V/2.5V digita	al V _{DD}			
45	RX_ER	0	RGMII Mode:	This pin is not used and should be left as a no connect.			
46	RX_CLK /	I/O	RGMII Mode:	RGMII RXC (Receive Reference Clock) Output /			
	PHYAD2		Config Mode:	The pull-up/pull-down value is latched as PHYAD[2] during power-up/reset. See "Strapping Options" section for details.			
47	CRS	0	RGMII Mode:	This pin is not used and should be left as a no connect.			
48	MDC	lpu	Management D	ata Clock Input			
			This pin is the input reference clock for MDIO (pin 49).				
49	MDIO	lpu/O	Management D	ata Input/Output			
				hronous to MDC (pin 48) and requires an external pull-up resistor gital V_{DD} in a range from 1.0k Ω to 4.7k Ω .			
50	COL	0	RGMII Mode:	This pin is not used and should be left as a no connect.			
51	INT_N	0	Interrupt Output	t			
				es a programmable interrupt output and requires an external pull-up /2.5V digital V_DD in a range from 1.0k Ω to 4.7k Ω when active low.			
			conditions and	the Interrupt Control/Status Register for programming the interrupt reading the interrupt status. Register 1Fh bit 14 sets the interrupt low (default) or active high.			
52	DVDDL	Р	1.2V digital V _{DD}				
53	VSS	Gnd	Digital ground				
54	DVDDL	Р	1.2V digital V _{DD}				
55	CLK125_NDO /	I/O	125MHz Clock	Output			
			This pin provide	es a 125MHz reference clock output option for use by the MAC. /			
	LED_MODE		Config Mode:	The pull-up/pull-down value is latched as LED_MODE during power-up/reset. See "Strapping Options" section for details.			

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function
56	RESET_N	lpu	Chip Reset (active low)
			Hardware pin configurations are strapped-in at the de-assertion (rising edge) of RESET_N. See "Strapping Options" section for more details.
57	LDO_O	0	On-chip 1.2V LDO Controller Output
			This pin drives the input gate of a P-channel MOSFET to generate 1.2V for the chip's core voltages. If 1.2V is provided by the system and this pin is not used, it can be left floating.
58	AVDDL_PLL	Р	1.2V analog V _{DD} for PLL
59	XO	0	25MHz Crystal feedback
			This pin is a no connect if oscillator or external clock source is used.
60	XI	I	Crystal / Oscillator / External Clock Input
			25MHz ±50ppm tolerance
61	AVDDH	Р	3.3V analog V _{DD}
62	ISET	I/O	Set transmit output level
			Connect a 4.99K Ω 1% resistor to ground on this pin.
63	AGNDH_BG	Gnd	Analog ground
64	AVDDH	Р	3.3V analog V _{DD}
E-PAD	E-PAD	Gnd	Exposed Pad on bottom of chip
			Connect E-PAD to ground.

Note:

1. P = Power supply.

Gnd = Ground.

I = Input.

O = Output.

I/O = Bi-directional.

lpu = Input with internal pull-up.

Ipu/O = Input with internal pull-up / Output.

Strapping Options – KSZ9021RL


Pin Number	Pin Name	Type ⁽¹⁾	Pin Function					
46	PHYAD2	I/O	The PHY Address, PHYAD[2:0], is latched at power-up/reset and is configurable to					
19	PHYAD1	I/O	any value from 1 to 7. Each PHY address bit is configured as follows:					
21	PHYAD0	I/O	Pull-up	= 1				
			Pull-do					
			-	ts [4:3] are always set to '00'.				
36	MODE3	I/O		strap-in pins are latched at power-up/reset and are defined as				
38	MODE2	I/O	follows:					
41	MODE1	I/O	MODE[3:0]	Mode				
42	MODE0	I/O	0000	Reserved – not used				
			0001	Reserved – not used				
			0010	Reserved – not used				
			0010	Reserved – not used				
			0100	NAND Tree Mode				
			0101	Reserved – not used				
			0110	Reserved – not used				
			0111	Chip Power Down Mode				
			1000	Reserved – not used				
			1001	Reserved – not used				
			1010	Reserved – not used				
			1011	Reserved – not used				
			1100	RGMII Mode – advertise 1000Base-T full-duplex only				
			1101 RGMII Mode – advertise 1000Base-T full and half-duplex only					
			1110					
			1111	RGMII Mode – advertise all capabilities (10/100/1000 speed half/full duplex)				
43	CLK125_EN	I/O	CLK125_EN is I	atched at power-up/reset and is defined as follows:				
			Pull-up	= Enable 125MHz Clock Output				
			Pull-do	wn = Disable 125MHz Clock Output				
			Pin 55 (CLK125 the MAC.	_NDO) provides the 125MHz reference clock output option for use by				
55	LED_MODE	I/O	LED_MODE is I	atched at power-up/reset and is defined as follows:				
			Pull-up	= Single LED Mode				
			Pull-do	wn = Tri-color Dual LED Mode				

Note:

1. I/O = Bi-directional.

Pin strap-ins are latched during power-up or reset. In some systems, the MAC receive input pins may be driven during power-up or reset, and consequently cause the PHY strap-in pins on the RGMII signals to be latched to the incorrect configuration. In this case, it is recommended to add external pull-ups/pull-downs on the PHY strap-in pins to ensure the PHY is configured to the correct pin strap-in mode.

Pin Configuration – KSZ9021RN



48-Pin QFN (Top View)

Pin Description – KSZ9021RN

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function
1	AVDDH	Р	3.3V analog V _{DD}
2	TXRXP_A	I/O	Media Dependent Interface[0], positive signal of differential pair
			1000Base-T Mode:
			TXRXP_A corresponds to BI_DA+ for MDI configuration and BI_DB+ for MDI-X configuration, respectively.
			10Base-T/100Base-TX Mode:
			TXRXP_A is the positive transmit signal (TX+) for MDI configuration and the positive receive signal (RX+) for MDI-X configuration, respectively.
3	TXRXM_A	I/O	Media Dependent Interface[0], negative signal of differential pair
			1000Base-T Mode:
			TXRXM_A corresponds to BI_DA- for MDI configuration and BI_DB- for MDI-X configuration, respectively.
			10Base-T/100Base-TX Mode:
			TXRXM_A is the negative transmit signal (TX-) for MDI configuration and the negative receive signal (RX-) for MDI-X configuration, respectively.
4	AVDDL	Р	1.2V analog V _{DD}
5	TXRXP_B	I/O	Media Dependent Interface[1], positive signal of differential pair
			1000Base-T Mode:
			TXRXP_B corresponds to BI_DB+ for MDI configuration and BI_DA+ for MDI-X configuration, respectively.
			10Base-T/100Base-TX Mode:
			TXRXP_B is the positive receive signal (RX+) for MDI configuration and the positive transmit signal (TX+) for MDI-X configuration, respectively.
6	TXRXM_B	I/O	Media Dependent Interface[1], negative signal of differential pair
			1000Base-T Mode:
			TXRXM_B corresponds to BI_DB- for MDI configuration and BI_DA- for MDI-X configuration, respectively.
			10Base-T/100Base-TX Mode:
			TXRXM_B is the negative receive signal (RX-) for MDI configuration and the negative transmit signal (TX-) for MDI-X configuration, respectively.
7	TXRXP_C	I/O	Media Dependent Interface[2], positive signal of differential pair
			1000Base-T Mode:
			TXRXP_C corresponds to BI_DC+ for MDI configuration and BI_DD+ for MDI-X configuration, respectively.
			10Base-T/100Base-TX Mode:
			TXRXP_C is not used.
8	TXRXM_C	I/O	Media Dependent Interface[2], negative signal of differential pair
			1000Base-T Mode:
			TXRXM_C corresponds to BI_DC- for MDI configuration and BI_DD- for MDI-X configuration, respectively.
			10Base-T/100Base-TX Mode:
			TXRXM_C is not used.
9	AVDDL	Р	1.2V analog V _{DD}

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function							
10	TXRXP_D	I/O	Media Dependent Interface[3], positive signal of differential pair							
			1000Base-T Mode:							
			TXRXP_D corresponds to BI_DD+ for MDI configuration and BI MDI-X configuration, respectively.							
			10Base-T/100Base-TX Mode:							
			TXRXP_D is no	ot used.						
11	TXRXM_D	I/O	Media Dependent Interface[3], negative signal of differential pair							
			1000Base-T Mode:							
			TXRXM_D corr MDI-X configura				for MDI co	nfiguration a	and BI_DC-	for
			10Base-T/100Base-TX	Mode:						
			TXRXM_D is no	ot used.						
12	AVDDH	Р	3.3V analog V _{DD}							
13	VSS_PS	Gnd	Digital ground							
14	DVDDL	Р	1.2V digital V _{DD}							
15	LED2 /	I/O	LED Output: Progr	rammabl	e LE	D2 Oi	utput /			
	PHYAD1							ed as PHYA		
			-	•				ions" sectio		
			The LED2 pin is progra defined as follows.	mmed b	y the	ELED_	_MODE stra	apping optio	n (pin 41), a	and is
			Single LED Mode							
			Link	Pin Sta	ate	LED	Definition	7		
			Link off					_		
			Link on (any speed)							
						0.1				
			Tri-color Dual LED Mo	ode	Din	State		LED Defi	nition	1
			Link/Activity		LE		LED1	LED2	LED1	-
			Link off		H	02	H	OFF	OFF	-
							Н	OFF	-	-
			1000 Link / No Activity		L		-		OFF	-
			1000 Link / Activity (R	A, IA)		ggle	H	Blinking	OFF	-
			100 Link / No Activity		H		L	OFF	ON	-
			100 Link / Activity (RX	., IX)	H		Toggle	OFF	Blinking	-
			10 Link / No Activity L L					ON	ON	-
			10 Link / Activity (RX, TX) Toggle Toggle Blinking Blin							
			For Tri-color Dual LED indicate 10 Mbps Link a			works	in conjunc	tion with LE	D1 (pin 17)	to
16	DVDDH	Р	3.3V/2.5V digital V _{DD}							

Pin Number	Pin Name	Type ⁽¹⁾	¹⁾ Pin Function								
17	LED1 /	I/O	LED Output: Programmable LED1 Output /								
	PHYAD0		Config Mode: The pull-up/pull-down value is latched as PHYAD[0] during power-up/reset. See "Strapping Options" section for details.								
			n (pin 41), a	and is							
			Single LED Mode								
			Activity	Pin St	ate	LED	Definition				
			No Activity	Н		OFF					
			Activity (RX, TX)	Toggle	Э	Blink	ing				
			Tri-color Dual LE	D Mode				-		_	
			Link/Activity		Pin	State		LED Defi	nition		
					LE	D2	LED1	LED2	LED1	_	
			Link off		Н		Н	OFF	OFF		
			1000 Link / No Ac		L		Н	ON	OFF	_	
			1000 Link / Activit	,		ggle	Н	Blinking	OFF		
			100 Link / No Act		Н		L	OFF	ON	_	
			100 Link / Activity		Н		Toggle	OFF	Blinking	_	
			10 Link / No Activ		L		L	ON	ON	_	
			10 Link / Activity	(RX, TX)	Το	ggle	Toggle	Blinking	Blinking		
18	DVDDL	P	For Tri-color Dual L indicate 10 Mbps L 1.2V digital V _{DD}			works	in conjunc	tion with LE	D2 (pin 15)	to	
19	TXD0	1	-	RGMII TD0 (Trans	smit D	ata 0) Input	t			
20	TXD1	I	RGMII Mode: F	RGMII TD1 (Trans	smit D	ata 1) Input	t			
21	TXD2	I	RGMII Mode: F	RGMII TD2 (Trans	smit D	ata 2) Input	t			
22	TXD3	I	RGMII Mode: F	RGMII TD3 (Trans	smit D	ata 3) Input	t			
23	DVDDL	Р	1.2V digital V _{DD}								
24	GTX_CLK	I	RGMII Mode: F	RGMII TXC (Tran	smit R	eference C	lock) Input			
25	TX_EN	I	RGMII Mode: F	RGMII TX_C	TL (T	ransm	nit Control)	Input			
26	DVDDL	Р	1.2V digital V_{DD}								
27	RXD3 /	I/O		rgmii RD3 (, 1				
	MODE3			The pull-up/p power-up/res						S.	
28	RXD2 /	I/O	RGMII Mode: F	rgmii RD2 (Rece	eive Da	ata 2) Outp	ut /			
	MODE2			The pull-up/p power-up/res						S	
29	VSS	Gnd	Digital ground								
		Р	1.2V digital V _{DD}								
30	DVDDL	Г	RGMII Mode: RGMII RD1 (Receive Data 1) Output /								
30 31	DVDDL RXD1 /	г I/O	-	RGMII RD1 (Rece	eive Da	ata 1) Outp	ut /			

Pin Number	Pin Name	Type ⁽¹⁾	Pin Function				
32	RXD0 /	I/O	RGMII Mode: RGMII RD0 (Receive Data 0) Output /				
	MODE0		Config Mode: The pull-up/pull-down value is latched as MODE0 during power-up/reset. See "Strapping Options" section for details.				
33	RX_DV /	I/O	RGMII Mode: RGMII RX_CTL (Receive Control) Output /				
	CLK125_EN		Config Mode: Latched as CLK125_NDO Output Enable during power-up/ reset. See "Strapping Options" section for details.				
34	DVDDH	Р	3.3V/2.5V digital V _{DD}				
35	RX_CLK /	I/O	RGMII Mode: RGMII RXC (Receive Reference Clock) Output /				
	PHYAD2		Config Mode: The pull-up/pull-down value is latched as PHYAD[2] during power-up/reset. See "Strapping Options" section for details.				
36	MDC	lpu	Management Data Clock Input				
			This pin is the input reference clock for MDIO (pin 37).				
37	MDIO	lpu/O	Management Data Input/Output				
			This pin is synchronous to MDC (pin 36) and requires an external pull-up resisto to 3.3V/2.5V digital V_{DD} in a range from 1.0k Ω to 4.7k Ω .				
38	INT_N	0	Interrupt Output				
			This pin provides a programmable interrupt output and requires an external pull-resistor to 3.3V/2.5V digital V _{DD} in a range from 1.0k Ω to 4.7k Ω when active low.				
			Register 1Bh is the Interrupt Control/Status Register for programming the interru conditions and reading the interrupt status. Register 1Fh bit 14 sets the interrupt output to active low (default) or active high.				
39	DVDDL	Р	1.2V digital V _{DD}				
40	DVDDH	Р	3.3V/2.5V digital V _{DD}				
41	CLK125_NDO /	I/O	125MHz Clock Output				
			This pin provides a 125MHz reference clock output option for use by the MAC. /				
	LED_MODE		Config Mode: The pull-up/pull-down value is latched as LED_MODE during power-up/reset. See "Strapping Options" section for details.				
42	RESET_N	lpu	Chip Reset (active low)				
			Hardware pin configurations are strapped-in at the de-assertion (rising edge) of RESET_N. See "Strapping Options" section for more details.				
43	LDO_O	0	On-chip 1.2V LDO Controller Output				
			This pin drives the input gate of a P-channel MOSFET to generate 1.2V for the chip's core voltages. If 1.2V is provided by the system and this pin is not used, it can be left floating.				
44	AVDDL_PLL	Р	1.2V analog V _{DD} for PLL				
45	XO	0	25MHz Crystal feedback				
			This pin is a no connect if oscillator or external clock source is used.				
46	XI	I	Crystal / Oscillator / External Clock Input				
			25MHz ±50ppm tolerance				
47	AVDDH	Р	3.3V analog V _{DD}				
48	ISET	I/O	Set transmit output level				
			Connect a 4.99k Ω 1% resistor to ground on this pin.				
PADDLE	P_GND	Gnd	Exposed Paddle on bottom of chip				
			Connect P_GND to ground.				

Note:

1. P = Power supply.

Gnd = Ground.

I = Input.

O = Output.

I/O = Bi-directional.

Ipu = Input with internal pull-up.

lpu/O = Input with internal pull-up / Output.

Strapping Options – KSZ9021RN

Pin Number	- Pin Name	Type ⁽¹⁾	Pin Function					
35	PHYAD2	I/O	The PHY Addre	ess, PHYAD[2:0], is latched at power-up/reset and is configurable to				
15	PHYAD1	I/O	any value from 1 to 7. Each PHY address bit is configured as follows:					
17	PHYAD0	I/O	Pull-up) = 1				
			Pull-do	pwn = 0				
			PHY Address b	its [4:3] are always set to '00'.				
27	MODE3	I/O		strap-in pins are latched at power-up/reset and are defined as				
28	MODE2	I/O	follows:					
31	MODE1	I/O		· · · · · · · · · · · · · · · · · · ·				
32	MODE0	I/O	MODE[3:0]	Mode				
			0000	Reserved – not used				
			0001	Reserved – not used				
			0010	Reserved – not used				
			0011	Reserved – not used				
			0100	NAND Tree Mode				
			0101	Reserved – not used				
			0110	Reserved – not used				
			0111	Chip Power Down Mode				
			1000	Reserved – not used				
			1001	Reserved – not used				
			1010	Reserved – not used				
			1011	1011 Reserved – not used				
			1100	1100 RGMII Mode – advertise 1000Base-T full-duplex only				
			1101	1101 RGMII Mode – advertise 1000Base-T full and half-duplex only				
			1110					
			1111	RGMII Mode – advertise all capabilities (10/100/1000 speed half/full duplex)				
33	CLK125_EN	I/O	CLK125_EN is	latched at power-up/reset and is defined as follows:				
			Pull-up	e = Enable 125MHz Clock Output				
			Pull-do	own = Disable 125MHz Clock Output				
			Pin 41 (CLK125 the MAC.	5_NDO) provides the 125MHz reference clock output option for use by				
41	LED_MODE	I/O	LED_MODE is	latched at power-up/reset and is defined as follows:				
			Pull-up	= Single LED Mode				
			Pull-do	own = Tri-color Dual LED Mode				

Note:

1. I/O = Bi-directional.

Pin strap-ins are latched during power-up or reset. In some systems, the MAC receive input pins may be driven during power-up or reset, and consequently cause the PHY strap-in pins on the RGMII signals to be latched to the incorrect configuration. In this case, it is recommended to add external pull-ups/pull-downs on the PHY strap-in pins to ensure the PHY is configured to the correct pin strap-in mode.

Functional Overview

The KSZ9021RL/RN is a completely integrated triple speed (10Base-T/100Base-TX/1000Base-T) Ethernet Physical Layer Transceiver solution for transmission and reception of data over a standard CAT-5 unshielded twisted pair (UTP) cable. Its on-chip proprietary 1000Base-T transceiver and Manchester/MLT-3 signaling-based 10Base-T/100Base-TX transceivers are all IEEE 802.3 compliant.

The KSZ9021RL/RN reduces board cost and simplifies board layout by using on-chip termination resistors for the four differential pairs and by integrating a LDO controller to drive a low cost MOSFET to supply the 1.2V core.

On the copper media interface, the KSZ9021RL/RN can automatically detect and correct for differential pair misplacements and polarity reversals, and correct propagation delays and re-sync timing between the four differential pairs, as specified in the IEEE 802.3 standard for 1000Base-T operation.

The KSZ9021RL/RN provides the RGMII interface for a direct and seamless connection to RGMII MACs in Gigabit Ethernet Processors and Switches for data transfer at 10/100/1000Mbps speed.

The following figure shows a high-level block diagram of the KSZ9021RL/RN.




Figure 1. KSZ9021RL/RN Block Diagram

Functional Description: 10Base-T/100Base-TX Transceiver

100Base-TX Transmit

The 100Base-TX transmit function performs parallel to serial conversion, 4B/5B coding, scrambling, NRZ-to-NRZI conversion, and MLT-3 encoding and transmission.

The circuitry starts with a parallel-to-serial conversion, which converts the RGMII data from the MAC into a 125MHz serial bit stream. The data and control stream is then converted into 4B/5B coding, followed by a scrambler. The serialized data is further converted from NRZ-to-NRZI format, and then transmitted in MLT-3 current output. The output current is set by an external $4.99k\Omega$ 1% resistor for the 1:1 transformer ratio.

The output signal has a typical rise/fall time of 4ns and complies with the ANSI TP-PMD standard regarding amplitude balance, overshoot, and timing jitter. The wave-shaped 10Base-T output is also incorporated into the 100Base-TX transmitter.

100Base-TX Receive

The 100BASE-TX receiver function performs adaptive equalization, DC restoration, MLT-3-to-NRZI conversion, data and clock recovery, NRZI-to-NRZ conversion, de-scrambling, 4B/5B decoding, and serial-to-parallel conversion.

The receiving side starts with the equalization filter to compensate for inter-symbol interference (ISI) over the twisted pair cable. Since the amplitude loss and phase distortion is a function of the cable length, the equalizer must adjust its characteristics to optimize performance. In this design, the variable equalizer makes an initial estimation based on comparisons of incoming signal strength against some known cable characteristics, and then tunes itself for optimization. This is an ongoing process and self-adjusts against environmental changes such as temperature variations.

Next, the equalized signal goes through a DC restoration and data conversion block. The DC restoration circuit is used to compensate for the effect of baseline wander and to improve the dynamic range. The differential data conversion circuit converts the MLT-3 format back to NRZI. The slicing threshold is also adaptive.

The clock recovery circuit extracts the 125MHz clock from the edges of the NRZI signal. This recovered clock is then used to convert the NRZI signal into the NRZ format. This signal is sent through the de-scrambler followed by the 4B/5B decoder. Finally, the NRZ serial data is converted to the RGMII format and provided as the input data to the MAC.

Scrambler/De-scrambler (100Base-TX only)

The purpose of the scrambler is to spread the power spectrum of the signal to reduce electromagnetic interference (EMI) and baseline wander. Transmitted data is scrambled through the use of an 11-bit wide linear feedback shift register (LFSR). The scrambler generates a 2047-bit non-repetitive sequence, and the receiver then de-scrambles the incoming data stream using the same sequence as at the transmitter.

10Base-T Transmit

The output 10Base-T driver is incorporated into the 100Base-TX driver to allow transmission with the same magnetic. They are internally wave-shaped and pre-emphasized into typical outputs of 2.5V amplitude. The harmonic contents are at least 31 dB below the fundamental when driven by an all-ones Manchester-encoded signal.

10Base-T Receive

On the receive side, input buffer and level detecting squelch circuits are employed. A differential input receiver circuit and a phase-locked loop (PLL) perform the decoding function. The Manchester-encoded data stream is separated into clock signal and NRZ data. A squelch circuit rejects signals with levels less than 300 mV or with short pulse widths in order to prevent noises at the receive inputs from falsely triggering the decoder. When the input exceeds the squelch limit, the PLL locks onto the incoming signal and the KSZ9021RL/RN decodes a data frame. The receiver clock is maintained active during idle periods in between receiving data frames.

Functional Description: 1000Base-T Transceiver

The 1000Base-T transceiver is based on a mixed-signal/digital signal processing (DSP) architecture, which includes the analog front-end, digital channel equalizers, trellis encoders/decoders, echo cancellers, cross-talk cancellers, precision clock recovery scheme, and power efficient line drivers.

The following figure shows a high-level block diagram of a single channel of the 1000Base-T transceiver for one of the four differential pairs.




Figure 2. KSZ9021RL/RN 1000Base-T Block Diagram – Single Channel

Analog Echo Cancellation Circuit

In 1000Base-T mode, the analog echo cancellation circuit helps to reduce the near-end echo. This analog hybrid circuit relieves the burden of the ADC and the adaptive equalizer.

This circuit is disabled in 10Base-T/100Base-TX mode.

Automatic Gain Control (AGC)

In 1000Base-T mode, the automatic gain control (AGC) circuit provides initial gain adjustment to boost up the signal level. This pre-conditioning circuit is used to improve the signal-to-noise ratio of the receive signal.

Analog-to-Digital Converter (ADC)

In 1000Base-T mode, the analog-to-digital converter (ADC) digitizes the incoming signal. ADC performance is essential to the overall performance of the transceiver.

This circuit is disabled in 10Base-T/100Base-TX mode.

Timing Recovery Circuit

In 1000Base-T mode, the mixed-signal clock recovery circuit, together with the digital phase locked loop, is used to recover and track the incoming timing information from the received data. The digital phase locked loop has very low long-term jitter to maximize the signal-to-noise ratio of the receive signal.

The 1000Base-T slave PHY is required to transmit the exact receive clock frequency recovered from the received data back to the 1000Base-T master PHY. Otherwise, the master and slave will not be synchronized after long transmission. Additionally, this helps to facilitate echo cancellation and NEXT removal.

Adaptive Equalizer

In 1000Base-T mode, the adaptive equalizer provides the following functions:

- Detection for partial response signaling
- Removal of NEXT and ECHO noise
- Channel equalization

Signal quality is degraded by residual echo that is not removed by the analog hybrid and echo due to impedance mismatch. The KSZ9021RL/RN employs a digital echo canceller to further reduce echo components on the receive signal.

In 1000Base-T mode, the data transmission and reception occurs simultaneously on all four pairs of wires (four channels). This results in high frequency cross-talk coming from adjacent wires. The KSZ9021RL/RN employs three NEXT cancellers on each receive channel to minimize the cross-talk induced by the other three channels.

In 10Base-T/100Base-TX mode, the adaptive equalizer needs only to remove the inter-symbol interference and recover the channel loss from the incoming data.

Trellis Encoder and Decoder

In 1000Base-T mode, the transmitted 8-bit data is scrambled into 9-bit symbols and further encoded into 4D-PAM5 symbols. The initial scrambler seed is determined by the specific PHY address to reduce EMI when more than one KSZ9021RL/RN is used on the same board. On the receiving side, the idle stream is examined first. The scrambler seed, pair skew, pair order and polarity have to be resolved through the logic. The incoming 4D-PAM5 data is then converted into 9-bit symbols and then de-scrambled into 8-bit data.

Functional Description: 10/100/1000 Transceiver Features

Auto MDI/MDI-X

The Automatic MDI/MDI-X feature eliminates the need to determine whether to use a straight cable or a crossover cable between the KSZ9021RL/RN and its link partner. This auto-sense function detects the MDI/MDI-X pair mapping from the link partner, and then assigns the MDI/MDI-X pair mapping of the KSZ9021RL/RN accordingly.

The following table shows the KSZ9021RL/RN 10/100/1000 pin-out assignments for MDI/MDI-X pin mapping.

Pin (RJ-45 pair)		MDI		MDI-X			
	1000Base-T	100Base-TX	10Base-T	1000Base-T	100Base-TX	10Base-T	
TXRXP/M_A (1,2)	A+/-	TX+/-	TX+/-	B+/-	RX+/-	RX+/-	
TXRXP/M_B (3,6)	B+/-	RX+/-	RX+/-	A+/-	TX+/-	TX+/-	
TXRXP/M_C (4,5)	C+/-	Not used	Not used	D+/-	Not used	Not used	
TXRXP/M_D (7,8)	D+/-	Not used	Not used	C+/-	Not used	Not used	

Table 1. MDI/MDI-X Pin Mapping

Auto MDI/MDI-X is enabled by default. It is disabled by writing a one to register 28 (1Ch) bit 6. MDI and MDI-X mode is set by register 28 (1Ch) bit 7 if auto MDI/MDI-X is disabled.

An isolation transformer with symmetrical transmit and receive data paths is recommended to support auto MDI/MDI-X.