



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China




## **± 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications**

**PART NUMBER:**  
**KX124-1051**  
Rev. 2.0  
16-Nov-2017

### **Product Description**

The KX124-1051 is a tri-axis  $\pm 2g$ ,  $\pm 4g$  or  $\pm 8g$  silicon micromachined accelerometer with integrated 2048-byte buffer, orientation, Directional-Tap™/Double-Tap™, activity detecting, and Free fall algorithms. The sense element is fabricated using Kionix's proprietary plasma micromachining process technology. Acceleration sensing is based on the principle of a differential capacitance arising from acceleration-induced motion of the sense element, which further utilizes common mode cancellation to decrease errors from process variation, temperature, and environmental stress. The sense element is hermetically sealed at the wafer level by bonding a second silicon lid wafer to the device using a glass frit. A separate ASIC device packaged with the sense element provides signal conditioning, and intelligent user-programmable application algorithms. The accelerometer is delivered in a 3 x 3 x 0.9 mm LGA plastic package operating from a 1.71V – 3.6V DC supply. Voltage regulators are used to maintain constant internal operating voltages over the range of input supply voltages. This results in stable operating characteristics over the range of input supply voltages. I<sup>2</sup>C or SPI digital protocol is used to communicate with the chip to configure and check for updates to the orientation, Directional-Tap™/Double-Tap™ detection, Free fall detection, and activity monitoring algorithms.



### **Features**

- 3 x 3 x 0.9 mm LGA
- User-selectable g Range up to  $\pm 8g$
- User-selectable Output Data Rate up to 25600Hz
- User-selectable Low Power or High Resolution modes
- Digital High-Pass Filter Outputs
- Extra-large embedded 2048 byte FIFO/FILO buffer
- Low Power Consumption with FlexSet™ Performance Optimization
- Internal voltage regulator
- Enhanced integrated Free fall, Directional-Tap™/Double-Tap™, and Device-orientation Algorithms
- User-configurable wake-up function
- Digital I<sup>2</sup>C up to 3.4MHz and Digital SPI up to 10MHz
- Lead-free Solderability
- Excellent Temperature Performance
- High Shock Survivability
- Factory Programmed Offset and Sensitivity
- Self-test Function



# ± 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications

PART NUMBER:  
KX124-1051  
Rev. 2.0  
16-Nov-2017

## Table of Contents

PRODUCT DESCRIPTION .....	1
FEATURES .....	1
TABLE OF CONTENTS.....	2
FUNCTIONAL DIAGRAM .....	5
PRODUCT SPECIFICATIONS.....	6
MECHANICAL.....	6
ELECTRICAL.....	7
<i>Start Up Time Profile</i> .....	8
<i>Current Profile</i> .....	8
<i>Power-On Procedure</i> .....	9
ENVIRONMENTAL.....	10
TERMINOLOGY .....	11
<i>g</i> .....	11
<i>Sensitivity</i> .....	11
<i>Zero-g offset</i> .....	11
<i>Self-test</i> .....	11
FUNCTIONALITY .....	12
<i>Sense element</i> .....	12
<i>ASIC interface</i> .....	12
<i>Factory calibration</i> .....	12
APPLICATION SCHEMATIC AND PIN DESCRIPTION .....	13
<i>Application Schematic</i> .....	13
<i>Pin Description</i> .....	13
PACKAGE DIMENSIONS AND ORIENTATION .....	14
<i>Dimensions</i> .....	14
<i>Orientation</i> .....	15
DIGITAL INTERFACE.....	17
I <sup>2</sup> C SERIAL INTERFACE.....	17
<i>I<sup>2</sup>C Operation</i> .....	18
<i>Writing to an 8-bit Register</i> .....	19
<i>Reading from an 8-bit Register</i> .....	20
<i>Data Transfer Sequences</i> .....	21
<i>HS-mode</i> .....	22
<i>I<sup>2</sup>C Timing Diagram</i> .....	23
SPI COMMUNICATIONS.....	24
<i>4-Wire SPI Interface</i> .....	24
<i>4-Wire SPI Timing Diagram</i> .....	25
<i>4-Wire Read and Write Registers</i> .....	26



## **± 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications**

**PART NUMBER:**  
**KX124-1051**  
Rev. 2.0  
16-Nov-2017

3-Wire SPI Interface .....	27
3-Wire SPI Timing Diagram .....	28
3-Wire Read and Write Registers .....	29
<b>EMBEDDED REGISTERS.....</b>	<b>30</b>
ACCELEROMETER OUTPUTS.....	31
XHP_L .....	32
XHP_H .....	32
YHP_L .....	32
YHP_H .....	32
ZHP_L .....	33
ZHP_H .....	33
XOUT_L .....	33
XOUT_H .....	33
YOUT_L .....	34
YOUT_H .....	34
ZOUT_L .....	34
ZOUT_H .....	34
COTR .....	35
WHO_AM_I .....	35
TSCP .....	36
TSPP .....	36
INS1.....	37
INS2.....	37
INS3.....	39
STATUS_REG .....	39
INT_REL .....	40
CNTL1 .....	40
CNTL2 .....	42
CNTL3 .....	43
ODCNTL.....	45
INC1 .....	47
INC2 .....	48
INC3 .....	48
INC4 .....	49
INC5 .....	49
INC6 .....	50
TILT_TIMER .....	51
WUFC .....	51
TDTRC.....	52
TDTC.....	52
TTH .....	53
TTL.....	53
FTD .....	54



# ± 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications

PART NUMBER:  
KX124-1051  
Rev. 2.0  
16-Nov-2017


STD .....	54
TLT.....	55
TWS.....	55
FFTH .....	56
FFC .....	56
FFCNTL.....	56
ATH .....	57
TILT_ANGLE_LL .....	58
TILT_ANGLE_HL.....	58
HYST_SET .....	59
LP_CNTL .....	59
BUF_CNTL1 .....	60
BUF_CNTL2 .....	61
BUF_STATUS_1 .....	62
BUF_STATUS_2 .....	62
BUF_CLEAR .....	63
BUF_READ.....	63
SELF_TEST .....	63
<b>EMBEDDED APPLICATIONS .....</b>	<b>64</b>
ORIENTATION DETECTION FEATURE.....	64
<i>Hysteresis</i> .....	64
<i>Device Orientation Angle (aka Tilt Angle)</i> .....	65
<i>Tilt Timer</i> .....	66
MOTION INTERRUPT FEATURE DESCRIPTION .....	67
DIRECTIONAL-TAP DETECTION FEATURE DESCRIPTION .....	69
<i>Performance Index</i> .....	69
<i>Single Tap Detection</i> .....	70
<i>Double-Tap Detection</i> .....	71
FREE FALL DETECT.....	72
SAMPLE BUFFER FEATURE DESCRIPTION .....	74
<i>FIFO Mode</i> .....	74
<i>Stream Mode</i> .....	74
<i>Trigger Mode</i> .....	75
<i>FILO Mode</i> .....	75
<i>Buffer Operation</i> .....	75
<b>REVISION HISTORY.....</b>	<b>81</b>
<b>APPENDIX .....</b>	<b>82</b>



## **± 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications**

**PART NUMBER:**  
**KX124-1051**  
Rev. 2.0  
16-Nov-2017

### **Functional Diagram**





## ± 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications

PART NUMBER:  
KX124-1051  
Rev. 2.0  
16-Nov-2017

### Product Specifications

#### Mechanical

(specifications are for operation at 2.5V and T = 25C unless stated otherwise)

Parameters	Units	Min	Typical	Max
Operating Temperature Range	°C	-40	-	+85
Zero-g Offset	mg		±25	
Zero-g Offset Variation from RT over Temp.	mg/°C		0.2	
Sensitivity <sup>1</sup>	GSEL1=0, GSEL0=0 (±2g)	counts/g	16384	
	GSEL1=0, GSEL0=1 (±4g)		8192	
	GSEL1=1, GSEL0=0 (±8g)		4096	
Sensitivity (Buffer 8-bit mode) <sup>1,2</sup>	GSEL1=0, GSEL0=0 (±2g)	counts/g	64	
	GSEL1=0, GSEL0=1 (±4g)		32	
	GSEL1=1, GSEL0=0 (±8g)		16	
Sensitivity Variation from RT over Temp.	%/°C		0.01	
Positive Self Test Output change on Activation <sup>4</sup>	g	0.25 (xy) 0.2 (z)	0.5	0.75
Signal Bandwidth (-3dB)	Hz		3500 (xy) 1800 (z)	
Non-Linearity	% of FS		0.6	
Cross Axis Sensitivity	%		2	
Noise <sup>3,5</sup>	RMS	mg	0.7	
	Density	µg/√Hz	130	

Table 1: Mechanical Specifications

#### Notes:

1. Resolution and acceleration ranges are user selectable via I<sup>2</sup>C or SPI
2. Sensitivity is proportional to BRES in BUF\_CNTL2
3. Noise varies with Output Data Rate (ODR), and the Average Filter Control settings and can be tested using Kionix FlexSet™ Performance Optimization Tool found at <http://www.kionix.com/flexset>
4. Requires changing of STPOL bit in INC1 register to 1 prior to performing self-test
5. Measured with ODR=50Hz, IIR\_BYPASS=0, LPRO=1 (filter corner frequency set to ODR/2)



## **± 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications**

**PART NUMBER:**  
**KX124-1051**  
**Rev. 2.0**  
**16-Nov-2017**

### **Electrical**

(specifications are for operation at 2.5V and T = 25C unless stated otherwise)

Parameters	Units	Min	Typical	Max
Supply Voltage (VDD) Operating	V	1.71	2.5	3.6
I/O Pads Supply Voltage (IO_VDD)	V	1.7		3.6
Current Consumption	$\mu$ A		145	
			10	
			0.9	
Output Low Voltage (IO_VDD < 2V) <sup>2</sup>	V	-	-	$0.2 * \text{IO\_VDD}$
Output Low Voltage (IO_VDD $\geq$ 2V) <sup>2</sup>	V	-	-	0.4
Output High Voltage	V	$0.8 * \text{IO\_VDD}$	-	-
Input Low Voltage	V	-	-	$0.2 * \text{IO\_VDD}$
Input High Voltage	V	$0.8 * \text{IO\_VDD}$	-	-
Start Up Time <sup>3</sup>	ms	2		1300
Power Up Time <sup>4</sup>	ms		20	50
I <sup>2</sup> C Communication Rate	MHz			3.4
I <sup>2</sup> C Slave Address (7-bit)			0x1E / 0x1F	
SPI Communication Rate	MHz			10
Output Data Rate (ODR) <sup>5</sup>	Hz	0.781	50	25600
Bandwidth (-3dB) <sup>6</sup>	RES = 0	Hz	800	
	RES = 1	Hz	ODR/2	

**Table 2: Electrical Specifications**

#### Notes:

1. Current varies with Output Data Rate (ODR) as shown in Figure 2, types and number of enabled digital engines, and the Average Filter Control settings that can be tested using Kionix FlexSet™ Performance Optimization Tool found at <http://www.kionix.com/flexset>.
2. For I<sup>2</sup>C communication, this assumes a minimum 1.5k $\Omega$  pull-up resistor on SCL and SDA pins.
3. Start up time is from PC1 set to valid outputs. Time varies with Output Data Rate (ODR) and power mode setting. See Figure 1 for details.
4. Power up time is from VDD valid to device boot completion.
5. User selectable through I<sup>2</sup>C or SPI.
6. User selectable and dependent on ODR and RES.



# $\pm 2g / 4g / 8g$ Tri-axis Digital Accelerometer Specifications

PART NUMBER:  
KX124-1051  
Rev. 2.0  
16-Nov-2017

## Start Up Time Profile




Figure 1: Start up Time as a function of the Output Data Rate (ODR) and Power Mode Settings

## Current Profile

Representative Current Profile ( $\mu$ A)		
ODR (Hz)	High Res	Low Power
Standby	0.9	0.9
0.781	145	1.8
1.563	145	2.0
3.125	145	2.2
6.25	145	3.0
12.5	145	5
25	145	7
50	145	13
100	145	21
200	145	43
400	145	145
800	145	145
1600	145	145
3200	145	145
6400	145	145
12800	145	145
25600	145	145




Figure 2: Current as a function of the Output Data Rate (ODR) and Power Mode Settings



Kionix®

## ± 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications

PART NUMBER:

KX124-1051  
Rev. 2.0  
16-Nov-2017

### Power-On Procedure

Proper functioning of power-on reset (POR) is dependent on the specific **VDD**, **VDD<sub>LOW</sub>**, **T<sub>VDD</sub>** (rise time), and **T<sub>VDD\_OFF</sub>** profile of individual applications. It is recommended to minimize **VDD<sub>LOW</sub>**, and **T<sub>VDD</sub>**, and maximize **T<sub>VDD\_OFF</sub>**. It is also advised that the **VDD** ramp up time **T<sub>VDD</sub>** be monotonic. Note that the outputs will not be stable until **VDD** has reached its final value.

- ! To assure proper POR, the application should be evaluated over the customer specified range of VDD, VDD<sub>LOW</sub>, T<sub>VDD</sub>, T<sub>VDD\_OFF</sub> and temperature as POR performance can vary depending on these parameters.

Please refer to Technical Note [\*\*TN004 Power-On Procedure\*\*](#) for more information.

 <b>Kionix®</b>	<b>± 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications</b>	<b>PART NUMBER:</b> <b>KX124-1051</b> <b>Rev. 2.0</b> <b>16-Nov-2017</b>
---	---	---

## Environmental

Parameters	Units	Min	Typical	Max
Supply Voltage (VDD) Absolute Limits	V	-0.5	-	3.60
Operating Temperature Range	°C	-40	-	85
Storage Temperature Range	°C	-55	-	150
Mech. Shock (powered and unpowered)	g	-	-	5000 for 0.5ms 10000 for 0.2ms
ESD HBM	V	-	-	2000

**Table 3:** Environmental Specifications



Caution: ESD Sensitive and Mechanical Shock Sensitive Component, improper handling can cause permanent damage to the device.



These products conform to RoHS Directive 2011/65/EU of the European Parliament and of the Council of the European Union that was issued June 8, 2011. Specifically, these products do not contain any non-exempted amounts of lead, mercury, cadmium, hexavalent chromium, polybrominated biphenyls (PBB) or polybrominated diphenyl ethers (PBDE) above the maximum concentration values (MCV) by weight in any of its homogenous materials.

Homogenous materials are "of uniform composition throughout". The MCV for lead, mercury, hexavalent chromium, PBB, and PBDE is 0.10%. The MCV for cadmium is 0.010%.

Applicable Exemption: 7C-I - Electrical and electronic components containing lead in a glass or ceramic other than dielectric ceramic in capacitors (piezoelectronic devices) or in a glass or ceramic matrix compound.



These products are also in conformance with REACH Regulation No 1907/2006 of the European Parliament and of the Council that was issued Dec. 30, 2011. They do not contain any Substances of Very High Concern (SVHC-174) as identified by the European Chemicals Agency as of 12 July 2017.



This product is halogen-free per IEC 61249-2-21. Specifically, the materials used in this product contain a maximum total halogen content of 1500 ppm with less than 900-ppm bromine and less than 900-ppm chlorine.

## Soldering

Soldering recommendations are available upon request or from [www.kionix.com](http://www.kionix.com).



## **± 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications**

**PART NUMBER:**  
**KX124-1051**  
Rev. 2.0  
16-Nov-2017

### **Terminology**

#### **g**

A unit of acceleration equal to the acceleration of gravity at the earth's surface. One thousandth of a g ( $0.0098 \text{ m/s}^2$ ) is referred to as 1 milli-g (1 mg).

$$1g = 9.8 \frac{m}{s^2}$$

#### **Sensitivity**

The sensitivity of an accelerometer is the change in output per unit of input acceleration at nominal VDD and temperature. The term is essentially the gain of the sensor expressed in counts per g (counts/g) or LSB's per g (LSB/g). Occasionally, sensitivity is expressed as a resolution, i.e. milli-g per LSB (mg/LSB) or milli-g per count (mg/count). Sensitivity for a given axis is determined by measurements of the formula:

$$\text{Sensitivity} = \frac{(Output @+1g - Output @-1g)}{2g}$$

The sensitivity tolerance describes the range of sensitivities that can be expected from a large population of sensors at room temperature and over life. When the temperature deviates from room temperature ( $25^\circ\text{C}$ ), the sensitivity will vary by the amount shown in Table 1.

#### **Zero-g offset**

Zero-g offset or 0-g offset describes the actual output of the accelerometer when no acceleration is applied. Ideally, the output would always be in the middle of the dynamic range of the sensor (content of the XOUT, YOUT, ZOUT registers = 0x00, expressed as a 2's complement number). However, because of mismatches in the sensor, calibration errors, and mechanical stress, the output can deviate from 0x00. This deviation from the ideal value is called 0-g offset. The zero-g offset tolerance describes the range of 0-g offsets of a population of sensors over the operating temperature range.

#### **Self-test**

Self-test allows a functional test of the sensor without applying a physical acceleration to it. When activated, an electrostatic force is applied to the sensor, simulating an input acceleration. The sensor outputs respond accordingly. If the output signals change within the amplitude specified in Table 1 then the sensor is working properly and the parameters of the interface chip are within the defined specifications.



## **± 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications**

**PART NUMBER:**  
**KX124-1051**  
Rev. 2.0  
16-Nov-2017

### **Functionality**

#### **Sense element**

The sense element is fabricated using Kionix's proprietary plasma micromachining process technology. This process technology allows Kionix to create mechanical silicon structures which are essentially mass-spring systems that move in the direction of the applied acceleration. Acceleration sensing is based on the principle of a differential capacitance arising from the acceleration-induced motion. Capacitive plates on the moving mass move relative to fixed capacitive plates anchored to the substrate. The sense element is hermetically sealed at the wafer level by bonding a second silicon lid wafer to the device using a glass frit.

#### **ASIC interface**

A separate ASIC device packaged with the sense element provides all the signal conditioning and communication with the sensor. The complete measurement chain is composed by a low-noise capacitance to voltage amplifier which converts the differential capacitance of the MEMS sensor into an analog voltage that is sent through an analog-to-digital converter. The acceleration data may be accessed through the I<sup>2</sup>C digital communications provided by the ASIC. In addition, the ASIC contains all the logic to allow the user to choose data rates, g-ranges, filter settings, and interrupt logic. Plus, there are two programmable state machines which allow the user to create unique embedded functions based on changes in acceleration.

#### **Factory calibration**

Kionix trims the offset and sensitivity of each accelerometer by adjusting gain (sensitivity) and 0-g offset trim codes stored in non-volatile memory (OTP). Additionally, all functional register default values are also programmed into the nonvolatile memory. Every time the device is turned on or a software reset command is issued, the trimming parameters and default register values are downloaded into the volatile registers to be used during active operation. This allows the device to function without further calibration.




# $\pm 2g / 4g / 8g$ Tri-axis Digital Accelerometer Specifications

PART NUMBER:  
KX124-1051  
Rev. 2.0  
16-Nov-2017

## Application Schematic and Pin Description

### Application Schematic



### Pin Description

Pin	Name	Description
1	IO_VDD	The power supply input for the digital communication bus. Optionally decouple this pin to ground with a 0.1uF ceramic capacitor.
2	NC	Not Internally Connected - Can be connected to VDD, IO_VDD, GND or leave floating.
3	NC	Not Internally Connected - Can be connected to VDD, IO_VDD, GND or leave floating.
4	SCLK/SCL	SPI and I2C Serial Clock
5	GND	Ground
6	SDI/SDA	SPI Data input / I2C Serial Data
7	SDO/ADDR	Serial Data Out pin during 4 wire SPI communication and part of the device address during I2C communication. Do not leave floating.
8	nCS	Chip Select (active LOW) for SPI communication. Connect to IO_VDD for I2C communication. Do not leave floating.
9	INT2	Physical Interrupt 2 (Push-Pull). The pin is in High-Z state during POR and driven LOW following POR. Leave floating if not used.
10	NC	Not Internally Connected - Can be connected to VDD, IO_VDD, GND or leave floating.
11	INT1	Physical Interrupt 1 (Push-Pull). The pin is in High-Z state during POR and driven LOW following POR. Leave floating if not used.
12	GND	Ground
13	TRIG	Trigger pin for FIFO buffer control. Connect to GND when not using external trigger option
14	VDD	The power supply input. Decouple this pin to ground with a 0.1uF ceramic capacitor.
15	NC	Not Internally Connected - Can be connected to VDD, IO_VDD, GND or leave floating.
16	NC	Not Internally Connected - Can be connected to VDD, IO_VDD, GND or leave floating.

Table 4: Pin Description




## **± 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications**

**PART NUMBER:**  
**KX124-1051**  
Rev. 2.0  
16-Nov-2017

### **Package Dimensions and Orientation**

#### **Dimensions**

3 x 3 x 0.9 mm LGA




All dimensions and tolerances conform to ASME Y14.5M-1994



## **$\pm 2g / 4g / 8g$ Tri-axis Digital Accelerometer Specifications**

**PART NUMBER:**  
**KX124-1051**  
**Rev. 2.0**  
**16-Nov-2017**

### Orientation



When device is accelerated in +X, +Y or +Z direction, the corresponding output will increase.

**Static X/Y/Z Output Response versus Orientation to Earth's surface (1g):**  
GSEL1=0, GSEL0=0 ( $\pm 2g$ )

Position	1		2		3		4		5		6	
Diagram												
Resolution (bits)	16	8	16	8	16	8	16	8	16	8	16	8
X (counts)	0	0	-16384	-64	0	0	+16384	+64	0	0	0	0
Y (counts)	-16384	-64	0	0	+16384	+64	0	0	0	0	0	0
Z (counts)	0	0	0	0	0	0	0	0	+16384	+64	-16384	-64
X-Polarity	<b>0</b>	-			<b>0</b>		<b>+</b>		<b>0</b>		<b>0</b>	
Y-Polarity	-		<b>0</b>		<b>+</b>		<b>0</b>		<b>0</b>		<b>0</b>	
Z-Polarity	<b>0</b>		<b>0</b>		<b>0</b>		<b>0</b>		<b>+</b>		<b>-</b>	

(1g)

Earth's Surface



## **$\pm 2g / 4g / 8g$ Tri-axis Digital Accelerometer Specifications**

**PART NUMBER:**  
**KX124-1051**  
**Rev. 2.0**  
**16-Nov-2017**

**Static X/Y/Z Output Response versus Orientation to Earth's surface (1g):**  
GSEL1=0, GSEL0=1 ( $\pm 4g$ )

Position	1		2		3		4		5		6	
Diagram										Bottom		Bottom
Resolution (bits)	16	8	16	8	16	8	16	8	16	8	16	8
X (counts)	0	0	-8192	-32	0	0	+8192	+32	0	0	0	0
Y (counts)	-8192	-32	0	0	+8192	+32	0	0	0	0	0	0
Z (counts)	0	0	0	0	0	0	0	0	+8192	+32	-8192	-32
X-Polarity	<b>0</b>	-			<b>0</b>		<b>+</b>		<b>0</b>		<b>0</b>	
Y-Polarity	-		<b>0</b>		<b>+</b>		<b>0</b>		<b>0</b>		<b>0</b>	
Z-Polarity	<b>0</b>		<b>0</b>		<b>0</b>		<b>0</b>		<b>+</b>		<b>-</b>	

↓(1g)

Earth's Surface

**Static X/Y/Z Output Response versus Orientation to Earth's surface (1g):**  
GSEL1=1, GSEL0=0 ( $\pm 8g$ )

Position	1		2		3		4		5		6	
Diagram										Bottom		Top
Resolution (bits)	16	8	16	8	16	8	16	8	16	8	16	8
X (counts)	0	0	-4096	-16	0	0	+4096	+16	0	0	0	0
Y (counts)	-4096	-16	0	0	+4096	+16	0	0	0	0	0	0
Z (counts)	0	0	0	0	0	0	0	0	+4096	+16	-4096	-16
X-Polarity	<b>0</b>	-			<b>0</b>		<b>+</b>		<b>0</b>		<b>0</b>	
Y-Polarity	-		<b>0</b>		<b>+</b>		<b>0</b>		<b>0</b>		<b>0</b>	
Z-Polarity	<b>0</b>		<b>0</b>		<b>0</b>		<b>0</b>		<b>+</b>		<b>-</b>	

↓(1g)

Earth's Surface



## **± 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications**

**PART NUMBER:**  
**KX124-1051**  
Rev. 2.0  
16-Nov-2017

### **Digital Interface**

The Kionix KX124 digital accelerometer can communicate via the I<sup>2</sup>C and SPI digital serial interface protocols. This allows for easy system integration by eliminating analog-to-digital converter requirements and by providing direct communication with system micro-controllers.

The serial interface terms and descriptions as indicated in Table 5 below will be observed throughout this document.

Term	Description
Transmitter	The device that transmits data to the bus.
Receiver	The device that receives data from the bus.
Master	The device that initiates a transfer, generates clock signals, and terminates a transfer.
Slave	The device addressed by the Master.

**Table 5:** Serial Interface Terminologies

### **I<sup>2</sup>C Serial Interface**

As previously mentioned, the KX124 accelerometer can communicate on an I<sup>2</sup>C bus. I<sup>2</sup>C is primarily used for synchronous serial communication between a Master device and one or more Slave devices. The Master, typically a micro controller, provides the serial clock signal and addresses Slave devices on the bus. The KX124 always operates as a Slave device during standard Master-Slave I<sup>2</sup>C operation.

I<sup>2</sup>C is a two-wire serial interface that contains a Serial Clock (SCL) line and a Serial Data (SDA) line. SCL is a serial clock that is provided by the Master, but can be held LOW by any Slave device, putting the Master into a wait condition. SDA is a bi-directional line used to transmit and receive data to and from the interface. Data is transmitted MSB (Most Significant Bit) first in 8-bit per byte format, and the number of bytes transmitted per transfer is unlimited. The I<sup>2</sup>C bus is considered free when both lines are HIGH.

The I<sup>2</sup>C interface is compliant with high-speed mode, fast mode, and standard mode I<sup>2</sup>C protocols.



## ± 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications

PART NUMBER:  
KX124-1051  
Rev. 2.0  
16-Nov-2017

### I<sup>2</sup>C Operation

Transactions on the I<sup>2</sup>C bus begin after the Master transmits a start condition (S), which is defined as a HIGH-to-LOW transition on the data line while the SCL line is held HIGH. The bus is considered busy after this condition. The next byte of data transmitted after the start condition contains the Slave Address (SAD) in the seven MSBs (Most Significant Bits), and the LSB (Least Significant Bit) tells whether the Master will be receiving data '1' from the Slave or transmitting data '0' to the Slave. When a Slave Address is sent, each device on the bus compares the seven MSBs with its internally stored address. If they match, the device considers itself addressed by the Master. The KX124 Slave Address is comprised of a user programmable part, a factory programmable part, and a fixed part, which allows for connection of multiple accelerometers to the same I<sup>2</sup>C bus. The Slave Address associated with the KX124 is 00111YX, where the user programmable bit X, is determined by the assignment of ADDR pin to GND or IO\_VDD. Also, the factory programmable bit Y is set at the factory. **For KX124-1051, the factory programmable bit Y is fixed to 1** (contact your Kionix sales representative for list of available devices). Table 6 lists possible I<sup>2</sup>C addresses for KX124-1051. It is possible to have up to four accelerometers on a shared I<sup>2</sup>C bus as shown in Figure 3 (i.e. two KX124-1051 accelerometers and two additional accelerometers with the factory programmable bit Y set to 0).

Description	Address Pad	7-bit Address	Address	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
I2C Wr	GND	0x1E	0x3C	0	0	1	1	1	1	0	0
I2C Rd	GND	0x1E	0x3D	0	0	1	1	1	1	0	1
I2C Wr	IO_VDD	0x1F	0x3E	0	0	1	1	1	1	1	0
I2C Rd	IO_VDD	0x1F	0x3F	0	0	1	1	1	1	1	1


Table 6: I<sup>2</sup>C Slave Addresses for KX124-1051

It is mandatory that receiving devices acknowledge (ACK) each transaction. Therefore, the transmitter must release the SDA line during this ACK pulse. The receiver then pulls the data line LOW so that it remains stable LOW during the HIGH period of the ACK clock pulse. A receiver that has been addressed, whether it is Master or Slave, is obliged to generate an ACK after each byte of data has been received. To conclude a transaction, the Master must transmit a stop condition (P) by transitioning the SDA line from LOW to HIGH while SCL is HIGH. The I<sup>2</sup>C bus is now free. Note that if the accelerometer is accessed through I<sup>2</sup>C protocol before the startup is finished a NACK signal is sent.



## ± 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications

PART NUMBER:  
KX124-1051  
Rev. 2.0  
16-Nov-2017



I <sup>2</sup> C Device	Part Number	ADDR Pin	Slave Address	Bit Y (Bit 1 in 7-bit address)
1	KX124-1051	GND	0x1E	Factory Set to 1
2	KX124-1051	IO_VDD	0x1F	Factory Set to 1
3	*KXMM	GND	0x1C	Factory Set to 0
4	*KXMM	IO_VDD	0x1D	Factory Set to 0

\* KXMM – contact Kionix sales representative for list of compatible devices

Figure 3: Multiple KX124 Accelerometers on a Shared I<sup>2</sup>C Bus

### Writing to an 8-bit Register

Upon power up, the Master must write to the KX124's control registers to set its operational mode. Therefore, when writing to a control register on the I<sup>2</sup>C bus, as shown Sequence 1, the following protocol must be observed: After a start condition, SAD+W transmission, and the KX124 ACK has been returned, an 8-bit Register Address (RA) command is transmitted by the Master. This command is telling the KX124 to which 8-bit register the Master will be writing the data. Since this is I<sup>2</sup>C mode, the MSB of the RA command should always be zero (0). The KX124 acknowledges the RA and the Master transmits the data to be stored in the 8-bit register. The KX124 acknowledges that it has received the data and the Master transmits a stop condition (P) to end the data transfer. The data sent to the KX124 is now stored in the appropriate register. The KX124 automatically increments the received RA commands and, therefore, multiple bytes of data can be written to sequential registers after each Slave ACK as shown in Sequence 2.

**\*\*Note\*\*** If a STOP condition is sent on the least significant bit of write data or the following master acknowledgement cycle, the last write operation is not guaranteed and it may alter the content of the affected registers.



Kionix®

## ± 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications

PART NUMBER:

KX124-1051  
Rev. 2.0  
16-Nov-2017

### Reading from an 8-bit Register

When reading data from a KX124 8-bit register on the I<sup>2</sup>C bus, as shown in Sequence 3, the following protocol must be observed: The Master first transmits a start condition (S) and the appropriate Slave Address (SAD) with the LSB set at '0' to write. The KX124 acknowledges and the Master transmits the 8-bit RA of the register it wants to read. The KX124 again acknowledges, and the Master transmits a repeated start condition (Sr). After the repeated start condition, the Master addresses the KX124 with a '1' in the LSB (SAD+R) to read from the previously selected register. The Slave then acknowledges and transmits the data from the requested register. The Master does not acknowledge (NACK) it received the transmitted data, but transmits a stop condition to end the data transfer. Note that the KX124 automatically increments through its sequential registers, allowing data to be read from multiple registers following a single SAD+R command as shown below in Sequence 4. Reading data from a buffer read register is a special case because if register address (RA) is set to buffer read register (BUF\_READ) in Sequence 4, the register auto-increment feature is automatically disabled. Instead, the Read Pointer will increment to the next data in the buffer, thus allowing reading multiple bytes of data from the buffer using a single SAD+R command.

**\*\*Note\*\*** Accelerometer's output data should be read in a single transaction using the auto-increment feature to prevent output data from being updated prior to intended completion of the read transaction.



## ± 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications

PART NUMBER:  
KX124-1051  
Rev. 2.0  
16-Nov-2017

### Data Transfer Sequences

The following information illustrates the variety of data transfers that can occur on the I<sup>2</sup>C bus and how the Master and Slave interact during these transfers. Table 7 defines the I<sup>2</sup>C terms used during the data transfers.

Term	Definition
S	Start Condition
Sr	Repeated Start Condition
SAD	Slave Address
W	Write Bit
R	Read Bit
ACK	Acknowledge
NACK	Not Acknowledge
RA	Register Address
Data	Transmitted/Received Data
P	Stop Condition

Table 7: I<sup>2</sup>C Terms

**Sequence 1:** The Master is writing one byte to the Slave

Master	S	SAD + W		RA		DATA		P
Slave			ACK		ACK		ACK	

**Sequence 2:** The Master is writing multiple bytes to the Slave

Master	S	SAD + W		RA		DATA		DATA		P
Slave			ACK		ACK		ACK		ACK	

**Sequence 3:** The Master is receiving one byte of data from the Slave

Master	S	SAD + W		RA		Sr	SAD + R			NACK	P
Slave			ACK		ACK		ACK	DATA			

**Sequence 4:** The Master is receiving multiple bytes of data from the Slave

Master	S	SAD + W		RA		Sr	SAD + R			ACK		NACK	P
Slave			ACK		ACK		ACK	DATA		DATA			



## ± 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications

PART NUMBER:  
KX124-1051  
Rev. 2.0  
16-Nov-2017

### HS-mode

To enter the 3.4MHz high speed mode of communication, the device must receive the following sequence of conditions from the master: a Start condition followed by a Master code (00001XXX) and a Master Non-acknowledge. Once recognized, the device switches to HS-mode communication. Read/write data transfers then proceed as described in the sequences above. Devices return to the FS-mode after a STOP occurrence on the bus.

#### Sequence 5: HS-mode data transfer of the Master writing multiple bytes to the Slave

Speed	FS-mode				HS-mode						FS-mode	
Master	S	M-code	NACK	Sr	SAD + W		RA		DATA		P	
Slave						ACK		ACK		ACK		

n bytes + ack.

#### Sequence 6: HS-mode data transfer of the Master receiving multiple bytes of data from the Slave

Speed	FS-mode				HS-mode			
Master	S	M-code	NACK	Sr	SAD + W		RA	
Slave						ACK	ACK	

Speed	HS-mode							FS-mode	
Master	Sr	SAD + R					NACK	P	
Slave			ACK	DATA	ACK	DATA			


(n-1) bytes + ack.



## $\pm$ 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications

PART NUMBER:  
KX124-1051  
Rev. 2.0  
16-Nov-2017

### I<sup>2</sup>C Timing Diagram



Number	Description	MIN	MAX	Units
t <sub>0</sub>	SDA LOW to SCL LOW transition (Start event)	50	-	ns
t <sub>1</sub>	SDA LOW to first SCL rising edge	100	-	ns
t <sub>2</sub>	SCL pulse width: HIGH	100	-	ns
t <sub>3</sub>	SCL pulse width: LOW	100	-	ns
t <sub>4</sub>	SCL HIGH before SDA falling edge (Start Repeated)	50	-	ns
t <sub>5</sub>	SCL pulse width: HIGH during a S/Sr/P event	100	-	ns
t <sub>6</sub>	SCL HIGH before SDA rising edge (Stop)	50	-	ns
t <sub>7</sub>	SDA pulse width: HIGH	25	-	ns
t <sub>8</sub>	SDA valid to SCL rising edge	50	-	ns
t <sub>9</sub>	SCL rising edge to SDA invalid	50	-	ns
t <sub>10</sub>	SCL falling edge to SDA valid (when slave is transmitting)	-	100	ns
t <sub>11</sub>	SCL falling edge to SDA invalid (when slave is transmitting)	0	-	ns
Note	Recommended I <sup>2</sup> C CLK	2.5	-	$\mu$ s

Table 8: I<sup>2</sup>C Timing (Fast Mode)



## **± 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications**


**PART NUMBER:**  
**KX124-1051**  
Rev. 2.0  
16-Nov-2017

### **SPI Communications**

#### **4-Wire SPI Interface**

The KX124 also utilizes an integrated 4-Wire Serial Peripheral Interface (SPI) for digital communication. The SPI interface is primarily used for synchronous serial communication between one Master device and one or more Slave devices. The Master, typically a micro controller, provides the SPI clock signal (SCLK) and determines the state of Chip Select (nCS). The KX124 always operates as a Slave device during standard Master-Slave SPI operation.

4-wire SPI is a synchronous serial interface that uses two control and two data lines. With respect to the Master, the Serial Clock output (SCLK), the Data Output (SDI or MOSI) and the Data Input (SDO or MISO) are shared among the Slave devices. The Master generates an independent Chip Select (nCS) for each Slave device that goes LOW at the start of transmission and goes back HIGH at the end. The Slave Data Output (SDO) line, remains in a high-impedance (hi-z) state when the device is not selected, so it does not interfere with any active devices. This allows multiple Slave devices to share a master SPI port as shown in Figure 4 below.




**Figure 4: 4-wire SPI Connections**



## **± 2g / 4g / 8g Tri-axis Digital Accelerometer Specifications**

**PART NUMBER:**  
**KX124-1051**  
Rev. 2.0  
16-Nov-2017

### **4-Wire SPI Timing Diagram**



<b>Number</b>	<b>Description</b>	<b>MIN</b>	<b>MAX</b>	<b>Units</b>
$t_1$	CLK pulse width: HIGH	40		ns
$t_2$	CLK pulse width: LOW	40		ns
$t_3$	nCS LOW to first CLK rising edge	20		ns
$t_4$	nCS LOW after the final CLK rising edge	30		ns
$t_5$	SDI valid to CLK rising edge	10		ns
$t_6$	CLK rising edge to SDI invalid	10		ns
$t_7$	CLK falling edge to SDO valid		35	ns

**Table 9: 4-Wire SPI Timing**

### **Notes**

1.  $t_7$  is only present during reads.
2. Timings are for VDD of 1.8V to 3.6V with 1kΩ pull-up resistor and maximum 20pF load capacitor on SDO.