

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










MEMS motion sensor: three-axis digital output gyroscope

Datasheet - production data



Features

- Three selectable full scales (250/500/2000 dps)
- I²C/SPI digital output interface
- 16 bit-rate value data output
- 8-bit temperature data output
- Two digital output lines (interrupt and data ready)
- Integrated low- and high-pass filters with userselectable bandwidth
- Wide supply voltage: 2.4 V to 3.6 V
- Low voltage-compatible IOs (1.8 V)
- Embedded power-down and sleep mode
- Embedded temperature sensor
- Embedded FIFO
- · High shock survivability
- Extended operating temperature range (-40 °C to +85 °C)
- ECOPACK® RoHS and "Green" compliant

Applications

- · Gaming and virtual reality input devices
- Motion control with MMI (man-machine interface)
- · GPS navigation systems
- · Appliances and robotics

Description

The L3GD20 is a low-power three-axis angular rate sensor.

It includes a sensing element and an IC interface capable of providing the measured angular rate to the external world through a digital interface (I²C/SPI).

The sensing element is manufactured using a dedicated micro-machining process developed by STMicroelectronics to produce inertial sensors and actuators on silicon wafers.

The IC interface is manufactured using a CMOS process that allows a high level of integration to design a dedicated circuit which is trimmed to better match the sensing element characteristics. The L3GD20 has a full scale of ±250/±500/±2000 dps and is capable of measuring rates with a user-selectable bandwidth.

The L3GD20 is available in a plastic land grid array (LGA) package and can operate within a temperature range of -40 °C to +85 °C.

Table 1. Device summary

Order code	Temperature range (°C)	Package	Packing
L3GD20	-40 to +85	LGA-16 (4x4x1 mm)	Tray
L3GD20TR	-40 to +85	LGA-16 (4x4x1 mm)	Tape and reel

Contents L3GD20

Contents

1	Bloc	Block diagram and pin description			
	1.1	Pin description			
2	Mec	nanical and electrical specifications 8			
	2.1	Mechanical characteristics			
	2.2	Electrical characteristics			
	2.3	Temperature sensor characteristics 9			
	2.4	Communication interface characteristics			
		2.4.1 SPI - serial peripheral interface			
		2.4.2 I2C - Inter IC control interface			
	2.5	Absolute maximum ratings			
	2.6	Terminology			
		2.6.1 Sensitivity			
		2.6.2 Zero-rate level			
	2.7	Soldering information			
3	Арр	ication hints			
4	Digit	al main blocks			
	4.1	Block diagram			
	4.2	FIFO			
		4.2.1 Bypass mode			
		4.2.2 FIFO mode			
		4.2.3 Stream mode			
		4.2.4 Bypass-to-stream mode			
		4.2.5 Stream-to-FIFO mode19			
		4.2.6 Retrieve data from FIFO			
5	Digit	al interfaces			
	5.1	I2C serial interface			
		5.1.1 I2C operation			
	5.2	SPI bus interface			
		5.2.1 SPI read			

L3GD20 Contents

		5.2.2	SPI write	26
		5.2.3	SPI read in 3-wire mode	26
6	Outpu	ut regist	ter mapping	28
7	Regis	ster desc	cription	30
	7.1	WHO_A	AM_I (0Fh)	30
	7.2	CTRL_F	REG1 (20h)	30
	7.3	CTRL_F	REG2 (21h)	31
	7.4	CTRL_F	REG3 (22h)	32
	7.5	CTRL_F	REG4 (23h)	33
	7.6	CTRL_F	REG5 (24h)	33
	7.7	REFER	ENCE/DATACAPTURE (25h)	34
	7.8	OUT_TE	EMP (26h)	34
	7.9	STATUS	S_REG (27h)	35
	7.10	OUT_X	_L (28h), OUT_X_H (29h)	35
	7.11	OUT_Y	_L (2Ah), OUT_Y_H (2Bh)	35
	7.12	OUT_Z	_L (2Ch), OUT_Z_H (2Dh)	35
	7.13	FIFO_C	CTRL_REG (2Eh)	35
	7.14	FIFO_S	SRC_REG (2Fh)	36
	7.15	INT1_C	FG (30h)	36
	7.16	INT1_S	RC (31h)	37
	7.17	INT1_TI	HS_XH (32h)	38
	7.18	INT1_TI	HS_XL (33h)	38
	7.19	INT1_TI	HS_YH (34h)	38
	7.20	INT1_TI	HS_YL (35h)	38
	7.21	INT1_TI	HS_ZH (36h)	39
	7.22	INT1_TI	HS_ZL (37h)	39
	7.23	INT1_D	URATION (38h)	39
8	Packa	age info	ormation	41
9	Revis	ion hist	tory	42

List of tables L3GD20

List of tables

Table 2.	Pin description	6
Table 4.	Mechanical characteristics	7
Table 5.	Electrical characteristics	8
Table 6.	Electrical characteristics	8
Table 7.	SPI slave timing values	9
Table 8.	I2C slave timing values (TBC)	10
Table 9.	Absolute maximum ratings	11
Table 10.	Serial interface pin description	20
Table 11.	I2C terminology	20
Table 12.	SAD+read/write patterns	
Table 13.	Transfer when master is writing one byte to slave	21
Table 14.	Transfer when master is writing multiple bytes to slave	22
Table 15.	Transfer when master is receiving (reading) one byte of data from slave	22
Table 16.	Transfer when master is receiving (reading) multiple bytes of data from slave	22
Table 17.	Register address map	
Table 18.	WHO_AM_I register	29
Table 19.	CTRL_REG1 register	29
Table 20.	CTRL_REG1 description	29
Table 21.	DR and BW configuration setting	29
Table 22.	Power mode selection configuration	30
Table 23.	CTRL_REG2 register	30
Table 24.	CTRL_REG2 description	30
Table 25.	High-pass filter mode configuration	31
Table 26.	High-pass filter cut off frequency configuration [Hz]	31
Table 27.	CTRL_REG1 register	31
Table 28.	CTRL_REG3 description	31
Table 29.	CTRL_REG4 register	32
Table 30.	CTRL_REG4 description	32
Table 31.	CTRL_REG5 register	32
Table 32.	CTRL_REG5 description	32
Table 33.	REFERENCE register	
Table 34.	REFERENCE register description	33
Table 35.	OUT_TEMP register	33
Table 36.	OUT_TEMP register description	33
Table 37.	STATUS_REG register	34
Table 38.	STATUS_REG description	34
Table 39.	REFERENCE register	34
Table 40.	REFERENCE register description	35
Table 41.	FIFO mode configuration	
Table 42.	FIFO_SRC register	
Table 43.	FIFO_SRC register description	35
Table 44.	INT1_CFG register	
Table 45.	INT1_CFG description	36
Table 46.	INT1_SRC register	36
Table 47.	INT1_SRC description	
Table 48.	INT1_THS_XH register	
Table 49.	INT1_THS_XH description	
Table 50.	INT1 THS XL register	37

L3GD20 List of tables

Table 51.	INT1_THS_XL description	37
Table 52.	INT1_THS_YH register	37
Table 53.	INT1_THS_YH description	37
Table 54.	INT1_THS_YL register	37
Table 55.	INT1_THS_YL description	37
Table 56.	INT1_THS_ZH register	38
Table 57.	INT1_THS_ZH description	38
Table 58.	INT1_THS_ZL register	
Table 59.	INT1_THS_ZL description	38
Table 60.	INT1_DURATION register	38
Table 61.	INT1_DURATION description	38
Table 62.	Document revision history	41

List of figures L3GD20

List of figures

Figure 1.	Block diagram	5
Figure 2.	Pin connection	
Figure 3.	SPI slave timing diagram	9
Figure 4.	I2C slave timing diagram	. 10
Figure 5.	L3GD20 electrical connections and external component values	. 13
Figure 6.	Block diagram	. 14
Figure 7.	Bypass mode	. 15
Figure 8.	FIFO mode	. 16
Figure 9.	Stream mode	. 17
Figure 10.	Bypass-to-stream mode	. 18
Figure 11.	Trigger stream mode	. 18
Figure 12.	Read and write protocol	. 23
Figure 13.	SPI read protocol	. 24
Figure 14.	Multiple byte SPI read protocol (2-byte example)	. 24
Figure 15.	SPI write protocol	. 25
Figure 16.	Multiple byte SPI write protocol (2-byte example)	. 25
Figure 17.	SPI read protocol in 3-wire mode	. 26
Figure 18.	INT1_Sel and Out_Sel configuration block diagram	. 33
Figure 19.	Wait disabled	. 39
Figure 20.	Wait enabled	. 39
Figure 21	LGA-16: mechanical data and package dimensions	40

1 Block diagram and pin description

 $+ \overrightarrow{\widehat{\Omega}}_{\mathbf{x},\mathbf{y},\mathbf{z}}$ CHARGE LOW-PASS FILTER M U X A D C -u SCL/SPC -□ SDA/SDO/SDI SDO E N S O R A D C 2 DRIVING MASS Feedback loop CONTROL LOGIC REFERENCE FIFO & PHASE GENERATOR CIRCUITS INTERRUPT GEN. DRDY/INT2 AM10126V1

Figure 1. Block diagram

Note:

The vibration of the structure is maintained by drive circuitry in a feedback loop. The sensing signal is filtered and appears as a digital signal at the output.

1.1 Pin description

RES 12 Vdd_IO **RES BOTTOM** SCL/SPC **VIEW RES** SDA/SDI/SDO RES 9 SDO/SA0 **DRDY/INT2** N T (TOP VIEW) **DIRECTIONS OF THE DETECTABLE ANGULAR RATES** AM10127V1

Figure 2. Pin connection

Table 2. Pin description

Table 3.

Pin#	Name	Function
1	Vdd_IO ⁽¹⁾	Power supply for I/O pins
2	SCL SPC	I ² C serial clock (SCL) SPI serial port clock (SPC)
3	SDA SDI SDO	I ² C serial data (SDA) SPI serial data input (SDI) 3-wire interface serial data output (SDO)
4	SDO SA0	SPI serial data output (SDO) I ² C less significant bit of the device address (SA0)
5	cs	I ² C/SPI mode selection (1: SPI idle mode / I ² C communication enabled; 0: SPI communication mode / I ² C disabled)
6	DRDY/INT2	Data ready/FIFO interrupt (Watermark/Overrun/Empty)
7	INT1	Programmable interrupt
8	Reserved	Connect to GND
9	Reserved	Connect to GND
10	Reserved	Connect to GND
11	Reserved	Connect to GND
12	Reserved	Connect to GND
13	GND	0 V supply
14	Reserved	Connect to GND with ceramic capacitor ⁽²⁾
15	Reserved	Connect to Vdd
16	Vdd ⁽³⁾	Power supply

^{1. 100} nF filter capacitor recommended.

^{2. 1} nF min value must be guaranteed under 11 V bias condition.

^{3. 100} nF plus 10 μ F capacitors recommended.

2 Mechanical and electrical specifications

2.1 Mechanical characteristics

@ Vdd = 3.0 V, T = $25 \,^{\circ}\text{C}$ unless otherwise noted.

Table 4. Mechanical characteristics⁽¹⁾

Symbol	Parameter	Test condition	Min.	Typ. ⁽²⁾	Max.	Unit
				±250		
FS	Measurement range	User-selectable		±500		dps
				±2000		-
		FS = 250 dps		8.75		
So	So Sensitivity	FS = 500 dps		17.50		mdps/digit
		FS = 2000 dps		70		
SoDr	Sensitivity change vs. temperature	From -40 °C to +85 °C		±2		%
		FS = 250 dps		±10		dps
DVoff	Digital zero-rate level	FS = 500 dps		±15		
		FS = 2000 dps		±75		
OffDr	Zero-rate level change	FS = 250 dps		±0.03		dps/°C
Olibi	vs. temperature	FS = 2000 dps		±0.04		dps/°C
NL	Non linearity	Best fit straight line		0.2		% FS
Rn	Rate noise density			0.03		lps/(√Hz)
ODR	Digital output data rate			95/190/ 380/760		Hz
Тор	Operating temperature range		-40		+85	°C

^{1.} The product is factory calibrated at 3.0 V. The operational power supply range is specified in *Table 5*.

^{2.} Typical specifications are not guaranteed.

2.2 Electrical characteristics

@ Vdd =3.0 V, T=25 °C unless otherwise noted.

Table 5. Electrical characteristics (1)

Symbol	Parameter	Test condition	Min.	Typ. ⁽²⁾	Max.	Unit
Vdd	Supply voltage		2.4	3.0	3.6	V
Vdd_IO	I/O pins supply voltage ⁽³⁾		1.71		Vdd+0.1	V
Idd	Supply current			6.1		mA
lddSL	Supply current in sleep mode ⁽⁴⁾	Selectable by digital interface		2		mA
IddPdn	Supply current in power-down mode	Selectable by digital interface		5		μА
VIH	Digital high level input voltage		0.8*Vdd_I O			٧
VIL	Digital low level input voltage				0.2*Vdd_I O	V
Тор	Operating temperature range		-40		+85	°C

^{1.} The product is factory calibrated at 3.0 V.

2.3 Temperature sensor characteristics

@ Vdd =3.0 V, T=25 °C unless otherwise noted.

Table 6. Electrical characteristics (1)

Symbol	Parameter	Test condition	Min.	Typ. ⁽²⁾	Max.	Unit
TSDr	Temperature sensor output change vs. temperature			-1		°C/digit
TODR	Temperature refresh rate	-		1		Hz
Тор	Operating temperature range		-40		+85	°C

^{1.} The product is factory calibrated at 3.0 V.

^{2.} Typical specifications are not guaranteed.

^{3.} It is possible to remove Vdd maintaining Vdd_IO without blocking the communication busses; in this condition the measurement chain is powered off.

^{4.} Sleep mode introduces a faster turn-on time relative to power-down mode.

^{2.} Typical specifications are not guaranteed.

2.4 Communication interface characteristics

2.4.1 SPI - serial peripheral interface

Subject to general operating conditions for Vdd and Top.

Table 7. SPI slave timing values

Cumhal	Bouwardon	Val	Value ⁽¹⁾		
Symbol	Parameter	Min	Max	Unit	
tc(SPC)	SPI clock cycle	100		ns	
fc(SPC)	SPI clock frequency		10	MHz	
tsu(CS)	CS setup time	5			
th(CS)	CS hold time	8			
tsu(SI)	SDI input setup time	5			
th(SI)	SDI input hold time	15		ns	
tv(SO)	SDO valid output time		50		
th(SO)	SDO output hold time	6			
tdis(SO)	SDO output disable time		50		

^{1.} Values are guaranteed at a 10 MHz clock frequency for SPI with both 4 and 3 wires, based on characterization results; not tested in production.




Figure 3. SPI slave timing diagram (a)

47/

a. Measurement points are at 0.2·Vdd_IO and 0.8·Vdd_IO, for both input and output port.

2.4.2 I²C - Inter IC control interface

Subject to general operating conditions for Vdd and $T_{\rm op}$.

Table 8. I²C slave timing values (TBC)

Symbol	Parameter	I ² C standa	rd mode ⁽¹⁾	I ² C fast	mode ⁽¹⁾	Unit
Symbol	Faiailletei	Min	Max	Min	Max	Oiiit
f _(SCL)	SCL clock frequency	0	100	0	400	kHz
t _{w(SCLL)}	SCL clock low time	4.7		1.3		110
t _{w(SCLH)}	SCL clock high time	4.0		0.6		μs
t _{su(SDA)}	SDA setup time	250		100		ns
t _{h(SDA)}	SDA data hold time	0	3.45	0	0.9	μs
t _{r(SDA)} t _{r(SCL)}	SDA and SCL rise time		1000	20 + 0.1C _b ⁽²⁾	300	20
t _{f(SDA)} t _{f(SCL)}	SDA and SCL fall time		300	20 + 0.1C _b ⁽²⁾	300	ns
t _{h(ST)}	START condition hold time	4		0.6		
t _{su(SR)}	Repeated START condition setup time	4.7		0.6		
t _{su(SP)}	STOP condition setup time	4		0.6		μs
t _{w(SP:SR)}	Bus free time between STOP and START condition	4.7		1.3		

^{1.} Data based on standard I²C protocol requirement; not tested in production.

Figure 4. I²C slave timing diagram (b)

^{2.} Cb = total capacitance of one bus line, in pF.

b. Measurement points are at 0.2·Vdd_IO and 0.8·Vdd_IO, for both ports.

2.5 Absolute maximum ratings

Stresses above those listed as "Absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 9. Absolute maximum ratings

Symbol	Ratings	Maximum value	Unit
Vdd	Supply voltage	-0.3 to 4.8	V
T _{STG}	Storage temperature range	-40 to +125	°C
Sg	Acceleration g for 0.1 ms	10,000	g
ESD		2 (HBM)	kV
	Electrostatic discharge protection	1.5 (CDM)	kV
		200 (MM)	V
Vin	Input voltage on any control pin (CS, SCL/SPC, SDA/SDI/SDO, SDO/SA0)	-0.3 to Vdd_IO +0.3	V

Note: Supply voltage on any pin should never exceed 4.8 V



This is a mechanical shock sensitive device, improper handling can cause permanent damage to the part



This is an ESD sensitive device, improper handling can cause permanent damage to the part



2.6 Terminology

2.6.1 Sensitivity

An angular rate gyroscope is a device that produces a positive-going digital output for counter-clockwise rotation around the sensitive axis considered. Sensitivity describes the gain of the sensor and can be determined by applying a defined angular velocity to it. This value changes very little over temperature and time.

2.6.2 Zero-rate level

Zero-rate level describes the actual output signal if there is no angular rate present. Zero-rate level of precise MEMS sensors is, to some extent, a result of stress to the sensor and therefore zero-rate level can slightly change after mounting the sensor onto a printed circuit board or after exposing it to extensive mechanical stress. This value changes very little over temperature and time.

2.7 Soldering information

The LGA package is compliant with the ECOPACK[®], RoHS and "Green" standard. It is qualified for soldering heat resistance according to JEDEC J-STD-020.

Leave "Pin 1 Indicator" unconnected during soldering.

Land pattern and soldering recommendations are available at www.st.com/mems.

L3GD20 Application hints

3 Application hints

Vdd GND GND 10nF(25V)* 100 nF C1 10 μF GND 14 13 Vdd_IO 12 (TOP VIEW) TOP SCL/SPC DIRECTIONS OF THE **VIEW** DETECTABLE ANGULAR RATES SDA_SDI_SDO -4 9 SDO/SA0 GND CS DR INT Vdd I2C bus SCL/SPC * C1 must guarantee 1 nF value under SDA_SDI_SDO 11 V bias condition Pull-up to be added when I2C interface is used

Figure 5. L3GD20 electrical connections and external component values

Power supply decoupling capacitors (100 nF + 10 μ F) should be placed as near as possible to the device (common design practice).

If Vdd and Vdd_IO are not connected together, 100 nF and 10 μ F decoupling capacitors must be placed between Vdd and common ground, and 100 nF between Vdd_IO and common ground. Capacitors should be placed as near as possible to the device (common design practice).

Digital main blocks L3GD20

4 Digital main blocks

4.1 Block diagram

Figure 6. Block diagram Out Sel ▶ 00 01 DataReg 0 **FIFO** 10 LPF2 32x16x3 11 I²C ADC LPF1 **HPF** SPI INT Sel **HPen** 10 11 Interrupt generator 01 00 SCR REG **CONF REG** INT1

4.2 FIFO

The L3GD20 embeds 32 slots of 16-bit data FIFO for each of the three output channels: yaw, pitch and roll. This allows consistent power saving for the system, since the host processor does not need to continuously poll data from the sensor, but can wake up only when needed and burst the significant data out from the FIFO. This buffer can work accordingly in five different modes: Bypass mode, FIFO mode, Stream mode, Bypass-to-Stream mode and Stream-to-FIFO mode. Each mode is selected by the FIFO_MODE bits in the FIFO_CTRL_REG (2Eh). Programmable Watermark level, FIFO_empty or FIFO_Full events can be enabled to generate dedicated interrupts on the DRDY/INT2 pin (configured through CTRL_REG3 (22h) and event detection information is available in FIFO_SRC_REG (2Fh). Watermark level can be configured to WTM4:0 in FIFO_CTRL_REG (2Eh).

AM07230v1

L3GD20 Digital main blocks

4.2.1 Bypass mode

In Bypass mode, the FIFO is not operational and for this reason it remains empty. As described in *Figure 7* below, for each channel only the first address is used. The remaining FIFO slots are empty. When new data is available, the old data is overwritten.

Figure 7. Bypass mode

4.2.2 FIFO mode

In FIFO mode, data from the yaw, pitch and roll channels is stored in the FIFO. A watermark interrupt can be enabled (I2_WMK bit into CTRL_REG3 (22h)) in order to be raised when the FIFO is filled to the level specified in the WTM 4:0 bits of FIFO_CTRL_REG (2Eh). The FIFO continues filling until it is full (32 slots of 16-bit data for yaw, pitch and roll). When full, the FIFO stops collecting data from the input channels. To restart data collection, the FIFO CTRL_REG (2Eh) must be written back to Bypass mode.

FIFO mode is represented in Figure 8: FIFO mode.

Digital main blocks L3GD20

4.2.3 Stream mode

In Stream mode, data from yaw, pitch and roll measurement are stored in the FIFO. A watermark interrupt can be enabled and set as in the FIFO mode. The FIFO continues filling until it is full (32 slots of 16-bit data for yaw, pitch and roll). When full, the FIFO discards the older data as the new data arrives. Programmable watermark level events can be enabled to generate dedicated interrupts on the DRDY/INT2 pin (configured through CTRL_REG3 (22h).

Stream mode is represented in *Figure 9: Stream mode*.

L3GD20 Digital main blocks

 x_i, y_i, z_i z_0 x_0 У0 x_1 z_1 У1 z_2 x_2 y_2 , z_{30} x_{30} У₃₀ X₃₁ Z₃₁ У31 AM07234v1

Figure 9. Stream mode

Digital main blocks L3GD20

4.2.4 Bypass-to-stream mode

In Bypass-to-stream mode, the FIFO begins operating in Bypass mode and once a trigger event occurs (related to INT1_CFG (30h) register events), the FIFO starts operating in Stream mode. Refer to *Figure 10* below.

 x_i, y_i, z_i z₀ x_0 z₀ Уο yo x₁ z₁ У1 **X**1 z₁ У1 x₂ у2 z₂ x_2 z_2 У2 Empty 4 x₃₀ Z₃₁ Уз1 X₃₁ Z₃₁ Уз1 Bypass mode Stream mode Trigger event AM07235v1

Figure 10. Bypass-to-stream mode

4.2.5 Stream-to-FIFO mode

In Stream-to-FIFO mode, data from yaw, pitch and roll measurement is stored in the FIFO. A watermark interrupt can be enabled on pin DRDY/INT2 by setting the I2_WTM bit in CTRL_REG3 (22h) in order to be raised when the FIFO is filled to the level specified in the WTM4:0 bits of FIFO_CTRL_REG (2Eh). The FIFO continues filling until it is full (32 slots of 16-bit data for yaw, pitch and roll). When full, the FIFO discards the older data as the new data arrives. Once a trigger event occurs (related to INT1_CFG (30h) register events), the FIFO starts operating in FIFO mode. Refer to *Figure 11* below.




Figure 11. Trigger stream mode

L3GD20 Digital main blocks

4.2.6 Retrieve data from FIFO

FIFO data is read through OUT_X (Addr reg 28h,29h), OUT_Y (Addr reg 2Ah,2Bh) and OUT_Z (Addr reg 2Ch,2Dh). When the FIFO is in Stream, Trigger or FIFO mode, a read operation of the OUT_X, OUT_Y or OUT_Z registers provides the data stored in the FIFO. Each time data is read from the FIFO, the oldest pitch, roll and yaw data is placed in the OUT_X, OUT_Y and OUT_Z registers and both single read and read_burst (X,Y & Z with auto-incrementing address) operations can be used. When data included in OUT_Z_H (2Dh) is read, the system restarts to read information from addr OUT_X_L (28h).

Digital interfaces L3GD20

5 Digital interfaces

The registers embedded in the L3GD20 may be accessed through both the I²C and SPI serial interfaces. The latter may be SW-configured to operate either in 3-wire or 4-wire interface mode.

The serial interfaces are mapped onto the same pins. To select/exploit the I²C interface, the CS line must be tied high (i.e connected to Vdd_IO).

Pin name	Pin description
CS	I ² C/SPI mode selection (1: SPI idle mode / I ² C communication enabled; 0: SPI communication mode / I ² C disabled)
SCL/SPC	I ² C serial clock (SCL) SPI serial port clock (SPC)
SDA/SDI/SDO	I ² C serial data (SDA) SPI serial data input (SDI) 3-wire interface serial data output (SDO)
SDO	SPI serial data output (SDO) I ² C less significant bit of the device address

Table 10. Serial interface pin description

5.1 I²C serial interface

The L3GD20 I²C is a bus slave. The I²C is employed to write data into registers whose content can also be read back.

The relevant I²C terminology is given in the table below.

	<u> </u>					
Term	Description					
Transmitter The device which sends data to the bus						
Receiver	The device which receives data from the bus					
Master	The device which initiates a transfer, generates clock signals and terminates a transfer					
Slave	The device addressed by the master					

Table 11. I²C terminology

There are two signals associated with the I²C bus: the serial clock line (SCL) and the serial data line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. Both lines must be connected to Vdd_IO through external pull-up resistors. When the bus is free, both lines are high.

The I²C interface is compliant with fast mode (400 kHz) I²C standards as well as with normal mode.

L3GD20 Digital interfaces

5.1.1 I²C operation

The transaction on the bus is started through a START (ST) signal. A START condition is defined as a HIGH to LOW transition on the data line while the SCL line is held HIGH. After this has been transmitted by the Master, the bus is considered busy. The next byte of data transmitted after the start condition contains the address of the slave in the first 7 bits and the eighth bit tells whether the Master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device in the system compares the first seven bits after a start condition with its address. If they match, the device considers itself addressed by the Master.

The Slave ADdress (SAD) associated with the L3GD20 is 110101xb. The **SDO** pin can be used to modify the less significant bit of the device address. If the SDO pin is connected to voltage supply, LSb is '1' (address 1101011b). Otherwise, if the SDO pin is connected to ground, the LSb value is '0' (address 1101010b). This solution allows to connect and address two different gyroscopes to the same I²C bus.

Data transfer with acknowledge is mandatory. The transmitter must release the SDA line during the acknowledge pulse. The receiver must then pull the data line LOW so that it remains stable low during the HIGH period of the acknowledge clock pulse. A receiver which has been addressed is obligated to generate an acknowledge after each byte of data received.

The I²C embedded in the L3GD20 behaves like a slave device and the following protocol must be adhered to. After the start condition (ST) a slave address is sent, once a slave acknowledge (SAK) has been returned, an 8-bit sub-address is transmitted: the 7 LSb represent the actual register address while the MSb enables address auto-increment. If the MSb of the SUB field is 1, the SUB (register address) will be automatically incremented to allow multiple data read/write.

The slave address is completed with a Read/Write bit. If the bit was '1' (Read), a repeated START (SR) condition must be issued after the two sub-address bytes; if the bit is '0' (Write) the master will transmit to the slave with direction unchanged. *Table 12* explains how the SAD+Read/Write bit pattern is composed, listing all the possible configurations.

Command	SAD[6:1]	SAD[0] = SDO	R/W	SAD+R/W
Read	110101	0	1	11010101 (D5)
Write	110101	0	0	11010100 (D4)
Read	110101	1	1	11010111 (D7)
Write 110101		1	0	11010110 (D6)

Table 12. SAD+read/write patterns

Table 13. Transfer when master is writing one byte to slave

Master	ST	SAD + W		SUB		DATA		SP
Slave			SAK		SAK		SAK	

Digital interfaces L3GD20

Table 14. Transfer when master is writing multiple bytes to slave

Master	ST	SAD + W		SUB		DATA		DATA		SP
Slave			SAK		SAK		SAK		SAK	

Table 15. Transfer when master is receiving (reading) one byte of data from slave

Master	ST	SAD + W		SUB		SR	SAD + R			NMAK	SP
Slave			SAK		SAK			SAK	DATA		

Table 16. Transfer when master is receiving (reading) multiple bytes of data from slave

Master	ST	SAD+W		SUB		SR	SAD+R			MAK		MAK		NMAK	SP
Slave			SAK		SAK			SAK	DATA		DATA		DATA		

Data is transmitted in byte format (DATA). Each data transfer contains 8 bits. The number of bytes sent per transfer is unlimited. Data is transferred with the most significant bit (MSb) first. If a receiver cannot receive another complete byte of data until it has performed some other function, it can hold the clock line, SCL, LOW to force the transmitter into a wait state. Data transfer only continues when the receiver is ready for another byte and releases the data line. If a slave receiver does not acknowledge the slave address (i.e. it is not able to receive because it is performing some real-time function) the data line must be left HIGH by the slave. The Master can then abort the transfer. A LOW to HIGH transition on the SDA line while the SCL line is HIGH is defined as a STOP condition. Each data transfer must be terminated by the generation of a STOP (SP) condition.

In order to read multiple bytes, it is necessary to assert the most significant bit of the sub-address field. In other words, SUB(7) must be equal to '1' while SUB(6-0) represents the address of the first register to be read.

In the communication format presented, MAK is Master Acknowledge and NMAK is No Master Acknowledge.

5.2 SPI bus interface

The SPI is a bus slave. The SPI allows writing and reading the registers of the device.

The serial interface interacts with the outside world through 4 wires: **CS**, **SPC**, **SDI** and **SDO**.

L3GD20 Digital interfaces




Figure 12. Read and write protocol

CS is the Serial Port Enable and is controlled by the SPI master. It goes low at the start of the transmission and goes back high at the end. **SPC** is the Serial Port Clock and it is controlled by the SPI master. It is stopped high when **CS** is high (no transmission). **SDI** and **SDO** are respectively the Serial Port Data Input and Output. Those lines are driven at the falling edge of **SPC** and should be captured at the rising edge of **SPC**.

Both the Read Register and Write Register commands are completed in 16 clock pulses or in multiples of 8 in case of multiple bytes read/write. Bit duration is the time between two falling edges of **SPC**. The first bit (bit 0) starts at the first falling edge of **SPC** after the falling edge of **CS** while the last bit (bit 15, bit 23, ...) starts at the last falling edge of SPC just before the rising edge of **CS**.

bit 0: RW bit. When 0, the data DI(7:0) is written to the device. When 1, the data DO(7:0) from the device is read. In the latter case, the chip will drive **SDO** at the start of bit 8.

bit 1: MS bit. When 0, the address remains unchanged in multiple read/write commands. When 1, the address will be auto-incremented in multiple read/write commands.

bit 2-7: address AD(5:0). This is the address field of the indexed register.

bit 8-15: data DI(7:0) (write mode). This is the data that will be written to the device (MSb first).

bit 8-15: data DO(7:0) (read mode). This is the data that will be read from the device (MSb first).

In multiple read/write commands, further blocks of 8 clock periods will be added. When the $M\overline{\underline{S}}$ bit is 0, the address used to read/write data remains the same for every block. When the $M\overline{\underline{S}}$ bit is 1, the address used to read/write data is incremented at every block.

The function and the behavior of **SDI** and **SDO** remain unchanged.