



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## Digitally controlled dual PWM for Intel VR12 and AMD SVI


Datasheet – production data

### Features

- VR12 compliant with 25 MHz SVID bus rev1.5
  - SerialVID with programmable IMAX, TMAX, VBOOT, ADDRESS
- AMD SVI compliant
- Second generation LTB Technology®
- Flexible driver/DrMOS support
- JMode support
- Fully configurable through PMBus™
- Dual controller:
  - up to 6 phases for CORE and memory
  - 1 phase for graphics (GFX), system agent (VSA) or Northbridge (VDDNB)
- Single NTC design for TM, LL and Imon thermal compensation (for each section)
- VFDE and GDC - gate drive control for efficiency optimization
- DPM - dynamic phase management
- Dual remote sense; 0.5% Vout accuracy
- Full-differential current sense across DCR
- AVP - adaptive voltage positioning
- Dual independent adjustable oscillator
- Dual current monitor
- Pre-biased output management
- Average and per-phase OC protection
- OV, UV and FB disconnection protection
- Dual VR\_RDY
- VFQFPN68 8x8 mm package

### Applications

- High-current VRM / VRD for desktop / server / workstation Intel / AMD CPUs
- DDR3 memory supply



### Description

The L6751B is a universal digitally controlled dual PWM DC-DC designed to power Intel's VR12 and AMD SVI processors and memories: all required parameters are programmable through dedicated pinstrapping and PMBus interface.

The device features up to 6-phase programmable operation for the multi-phase section and a single-phase with independent control loops. When configured for memory supply, single-phase (VTT) reference is always tracking multi-phases (VDDQ) scaled by a factor of 2. The L6751B supports power state transitions featuring VFDE, programmable DPM and GDC maintaining the best efficiency over all loading conditions without compromising transient response. The device assures fast and independent protection against load overcurrent, under/overvoltage and feedback disconnections.

The device is available in VFQFPN68 8x8 mm package.

**Table 1. Device summary**

Order code	Package	Packaging
L6751B	VFQFPN68 8x8 mm	Tray
L6751BTR		Tape and reel

# Contents

<b>1</b>	<b>Typical application circuit and block diagram</b> .....	<b>6</b>
1.1	Application circuit .....	6
1.2	Block diagram .....	7
<b>2</b>	<b>Pin description and connection diagram</b> .....	<b>8</b>
2.1	Pin description .....	8
2.2	Thermal data .....	15
<b>3</b>	<b>Electrical specifications</b> .....	<b>16</b>
3.1	Absolute maximum ratings .....	16
3.2	Electrical characteristics .....	16
<b>4</b>	<b>Device configuration and pinstrapping tables</b> .....	<b>20</b>
4.1	JMode .....	20
4.2	Programming HiZ level .....	21
<b>5</b>	<b>Device description and operation</b> .....	<b>28</b>
<b>6</b>	<b>Output voltage positioning</b> .....	<b>29</b>
6.1	Multi-phase section - phase # programming .....	29
6.2	Multi-phase section - current reading and current sharing loop .....	29
6.3	Multi-phase section - defining load-line .....	30
6.4	Single-phase section - disable .....	31
6.5	Single-phase section - current reading .....	31
6.6	Single-phase section - defining load-line .....	31
6.7	Dynamic VID transition support .....	32
6.7.1	LSLESS startup and pre-bias output .....	33
6.8	DVID optimization: REF/SREF .....	33
<b>7</b>	<b>Output voltage monitoring and protection</b> .....	<b>34</b>
7.1	Overvoltage .....	35
7.2	Overcurrent and current monitor .....	35
7.2.1	Multi-phase section .....	35



	7.2.2	Overcurrent and power states	37
	7.2.3	Single-phase section	37
<b>8</b>		<b>Single NTC thermal monitor and compensation</b>	<b>39</b>
	8.1	Thermal monitor and VR_HOT	39
	8.2	Thermal compensation	39
	8.3	TM/STM and TCOMP/STCOMP design	40
<b>9</b>		<b>Efficiency optimization</b>	<b>41</b>
	9.1	Dynamic phase management (DPM)	41
	9.2	Variable frequency diode emulation (VFDE)	42
	9.2.1	VFDE and DrMOS	43
	9.3	Gate drive control (GDC)	43
<b>10</b>		<b>Main oscillator</b>	<b>45</b>
<b>11</b>		<b>System control loop compensation</b>	<b>46</b>
	11.1	Compensation network guidelines	47
	11.2	LTB Technology	48
<b>12</b>		<b>PMBus support (preliminary)</b>	<b>49</b>
	12.1	Enabling the device through PMBus	52
	12.2	Controlling Vout through PMBus	52
	12.3	Input voltage monitoring (READ_VIN)	53
	12.4	Duty cycle monitoring (READ_DUTY)	53
	12.5	Output voltage monitoring (READ_VOUT)	54
	12.6	Output current monitoring (READ_IOUT)	54
	12.7	Temperature monitoring (READ_TEMPERATURE)	54
	12.8	Overvoltage threshold setting	54
<b>13</b>		<b>Package mechanical data</b>	<b>55</b>
<b>14</b>		<b>Revision history</b>	<b>57</b>

## List of tables

Table 1.	Device summary . . . . .	1
Table 2.	Pin description . . . . .	8
Table 3.	Thermal data. . . . .	15
Table 4.	Absolute maximum ratings . . . . .	16
Table 5.	Electrical characteristics . . . . .	16
Table 6.	Device configuration . . . . .	21
Table 7.	Phase number programming . . . . .	21
Table 8.	IMAX, SIMAX pinstrapping ( <i>Note 1</i> ) . . . . .	22
Table 9.	ADDR pinstrapping ( <i>Note 1, 2</i> ) . . . . .	23
Table 10.	BOOT / TMAX pinstrapping ( <i>Note 1, 2</i> ) . . . . .	24
Table 11.	DPM pinstrapping ( <i>Note 1</i> ) . . . . .	26
Table 12.	GDC threshold definition ( <i>Note 1</i> ) . . . . .	27
Table 13.	L6751B protection at a glance. . . . .	34
Table 14.	Multi-phase section OC scaling and power states . . . . .	37
Table 15.	Efficiency optimization . . . . .	41
Table 16.	Supported commands. . . . .	49
Table 17.	OV threshold setting . . . . .	54
Table 18.	L6751B VFQFPN68 8x8 mm mechanical data. . . . .	55
Table 19.	Document revision history . . . . .	57

## List of figures

Figure 1. Typical 6-phase application circuit . . . . . 6

Figure 2. Block diagram . . . . . 7

Figure 3. L6751B pin connections (top view) . . . . . 8

Figure 4. JMode: voltage positioning . . . . . 20

Figure 5. Device initialization . . . . . 28

Figure 6. Voltage positioning . . . . . 29

Figure 7. Current reading . . . . . 30

Figure 8. SLESS startup: enabled (left) . . . . . 33

Figure 9. LSLESS startup: disabled (right) . . . . . 33

Figure 10. DVID optimization circuit. . . . . 34

Figure 11. Thermal monitor connections . . . . . 39

Figure 12. Output current vs. switching frequency in PSK mode. . . . . 43

Figure 13. Efficiency performance with and without enhancements (DPM, GDC). . . . . 44

Figure 14. ROSC vs. F<sub>SW</sub> per phase (R<sub>OSC</sub> to GND - left; R<sub>OSC</sub> to 3.3 V - right) . . . . . 45

Figure 15. Equivalent control loop. . . . . 46

Figure 16. Control loop bode diagram and fine tuning. . . . . 47


Figure 17. Device initialization: PMBus controlling V<sub>out</sub> . . . . . 53

Figure 18. L6751B VFQFPN68 8x8 mm drawing . . . . . 56

# 1 Typical application circuit and block diagram


## 1.1 Application circuit

Figure 1. Typical 6-phase application circuit



## 1.2 Block diagram


Figure 2. Block diagram





## 2 Pin description and connection diagram

Figure 3. L6751B pin connections (top view)



### 2.1 Pin description

Table 2. Pin description

Pin#	Name	Type	Function
1	PWM3	D <sup>(1)</sup>	<b>MULTI-PHASE SECTION</b> PWM output. Connect to multi-phase channel 3 external driver PWM input. During normal operation the device is able to manage HiZ status by setting and holding the PWMx pin to the predefined fixed voltage. See <a href="#">Table 7</a> for phase number programming. PWM output. Connect to multi-phase external drivers PWM input. These pins are also used to configure HiZ levels for compatibility with drivers and DrMOS. During normal operation the device is able to manage HiZ status by setting and holding the PWMx pin to the predefined fixed voltage. Connect through resistor divider to multi-phase channel1 switching node. Not internally bonded VR Ready. Open drain output set free after SS has finished in multi-phase section and pulled low when triggering any protection on multi-phase section. Pull up to a voltage lower than 3.3 V (typ.), if not used it can be left floating.
2	PWM2	D	
3	PWM1	D	
4	PHASE	A	
n/a	NC	-	
5	VR_RDY	D	

Table 2. Pin description (continued)

Pin#	Name	Type		Function
6	GND	A		GND connection. All internal references and logic are referenced to this pin. Filter to VCC5 with proper MLCC capacitor and connect to the PCB GND plane.
7	CS6N	A	MULTI-PHASE SECTION	Channel 6 current sense negative input. Connect through an Rg resistor to the output-side of the channel inductor. When working at <6 phases, still connect through Rg to CS6P and then to the regulated voltage. Filter the output-side of Rg with 100 nF (typ.) to GND.
8	CS6P	A		Channel 6 current sense positive input. Connect through an R-C filter to the phase-side of the channel 6 inductor. When working at < 6 phases, short to the regulated voltage.
9	CS5P	A		Channel 5 current sense positive input. Connect through an R-C filter to the phase-side of the channel 5 inductor. When working at < 5 phases, short to the regulated voltage.
10	CS5N	A		Channel 5 current sense negative input. Connect through an Rg resistor to the output-side of the channel inductor. When working at < 5 phases, still connect through Rg to CS5P and then to the regulated voltage. Filter the output-side of Rg with 100 nF (typ.) to GND.
11	CS4N	A		Channel 4 current sense negative input. Connect through an Rg resistor to the output-side of the channel inductor. When working at < 4 phases, still connect through Rg to CS4P and then to the regulated voltage. Filter the output-side of Rg with 100 nF (typ.) to GND.
12	CS4P	A		Channel 4 current sense positive input. Connect through an R-C filter to the phase-side of the channel 4 inductor. When working at < 4 phases, short to the regulated voltage.
13	CS3P	A	MULTI-PHASE SECTION	Channel 3 current sense positive input. Connect through an R-C filter to the phase-side of the channel 3 inductor. When working at < 3 phases, short to the regulated voltage.
14	CS3N	A		Channel 3 current sense negative input. Connect through an Rg resistor to the output-side of the channel inductor. When working at < 3 phases, still connect through Rg to CS3P and then to the regulated voltage. Filter the output-side of Rg with 100 nF (typ.) to GND.
15	CS2N	A		Channel 2 current sense negative input. Connect through an Rg resistor to the output-side of the channel inductor. Filter the output-side of Rg with 100 nF (typ.) to GND.
16	CS2P	A		Channel 2 current sense positive input. Connect through an R-C filter to the phase-side of the channel 2 inductor.
17	CS1P	A		Channel 1 current sense positive input. Connect through an R-C filter to the phase-side of the channel 1 inductor.
18	CS1N	A		Channel 1 current sense negative input. Connect through an Rg resistor to the output-side of the channel inductor. Filter the output-side of Rg with 100 nF (typ.) to GND.

Table 2. Pin description (continued)

Pin#	Name	Type		Function
19	SOSC	A	SINGLE-PHASE SECTION	Oscillator pin. It allows the switching frequency $F_{SSW}$ to be programmed for the single-phase section. The pin is internally set to 1.02 V, frequency for single-phase is programmed according to the resistor connected to GND or VCC with a gain of 11.5 kHz/ $\mu$ A. Leaving the pin floating programs a switching frequency of 230 kHz. See <a href="#">Section 10</a> for details.
20	SREF	A		The reference used for the single-phase section regulation is available on this pin with -125 mV offset. Connect through an $R_{SREF}$ - $C_{SREF}$ to GND to optimize DVID transitions. Connect through $R_{SOS}$ resistor to the SFB pin to implement small positive offset to the regulation.
21	TM	A	MULTI-PHASE SECTION	Thermal monitor sensor. Connect with proper network embedding NTC to the multi-phase power section. The IC senses the power section temperature and uses the information to define the VR_HOT signal and temperature monitoring. By programming proper TCOMP gain, the IC also implements load-line and IMON/ILIM thermal compensation for the multi-phase section. In JMode, the pin disables the single-phase section if shorted to GND. Pull up to VCC5 with 1 k $\Omega$ to disable the thermal sensor. See <a href="#">Section 8</a> for details.
22	SPWM / SEN	D	SINGLE-PHASE SECTION	PWM output. Connect to single-phase external driver PWM input. During normal operation the device is able to manage HiZ status by setting and holding the pin to fixed voltage defined by PWMx strapping. Connect to VCC5 with 1 k $\Omega$ to disable the single-phase section.
23	SENDRV	D	SINGLE-PHASE SECTION	Enable driver. CMOS output driven high when the IC commands the driver. Used in conjunction with the HiZ window on the SPWM pin to optimize the single-phase section overall efficiency. Connect directly to external driver enable pin.
24	ILIM	A	MULTI-PHASE SECTION	Multi-phase section current limit. A current proportional to the multi-phase load current is sourced from this pin. Connect through a resistor $R_{LIM}$ to GND. When the pin voltage reaches 2.5 V, the overcurrent protection is set and the IC latches. Filter through $C_{LIM}$ to GND to delay OC intervention.
25	VR_HOT	D		Voltage regulator HOT. Open drain output, this is an alarm signal asserted by the controller when the temperature sensed through the STM or TM pins exceed TMAX (active low). See <a href="#">Section 8</a> for details.
26	TCOMP	A		Thermal monitor sensor gain. Connect proper resistor divider between VCC5 and GND to define the gain to apply to the signal sensed by the TM to implement thermal compensation for the multi-phase section. Short to GND to disable temperature compensation (but not thermal sensor). See <a href="#">Section 8</a> for details.

Table 2. Pin description (continued)

Pin#	Name	Type		Function
27	SCSP	A	SINGLE-PHASE SECTION	Single-phase section current senses positive input. Connect through an R-C filter to the phase-side of the channel 1 inductor.
28	SCSN	A		Single-phase section current senses negative input. Connect through an Rg resistor to the output-side of the channel inductor. Filter the output-side of Rg with 100 nF (typ.) to GND.
29	SIMON	A		Current monitor output. A current proportional to the single-phase current is sourced from this pin. Connect through a resistor $R_{SIMON}$ to GND. When the pin voltage reaches 1.55 V, overcurrent protection is set and the IC latches. Filtering through $C_{SIMON}$ to GND allows the delay for OC intervention to be controlled.
30	DPM4-6	A	PINSTRAPPING	Connect a resistor divider to GND/VCC5 in order to define the DPM and GDC strategies. See <a href="#">Table 11</a> and <a href="#">Table 12</a> for details.
31	SRGND	A	SINGLE-PHASE SECTION	Remote buffer ground sense. Connect to the negative side of the single-phase load to perform remote sense.
32	DPM1-3	A	PINSTRAPPING	Connect a resistor divider to GND/VCC5 in order to define the DPM and GDC strategies. See <a href="#">Table 11</a> and <a href="#">Table 12</a> for details.
33	SFBR	A	SINGLE-PHASE SECTION	Remote buffer positive sense. Connect to the positive side of the single-phase load to perform remote sense.
34	SVSEN	A		Remote buffer output. Output voltage monitor, manages OV and UV protection. Connect with a resistor $R_{SFB} // (R_{SI} - C_{SI})$ to SFB.
35	SFB	A		Error amplifier inverting input. Connect with a resistor $R_{SFB} // (R_{SI} - C_{SI})$ to SVSEN and with an $(R_{SF} - C_{SF}) // C_{SH}$ to SCOMP.
36	SCOMP	A		Error amplifier output. Connect with an $(R_{SF} - C_{SF}) // C_{SH}$ to SFB. The device cannot be disabled by pulling low this pin.

Table 2. Pin description (continued)

Pin#	Name	Type		Function
37	IMAX / SIMAX	A	PINSTRAPPING	Connect a resistor divider to GND/VCC5 in order to define the IMAX and SIMAX registers. See <a href="#">Table 8</a> and <a href="#">Table 6</a> for details.
38	GND	A		GND connection. All internal references and logic are referenced to this pin. Filter to VCC5 with proper MLCC capacitor and connect to the PCB GND plane.
39	SMDATA	D	PMBus	PMBus data
40	SMAL#	D		PMBus alert
41	SMCLK	D		PMBus clock
42	NC	-		Not internally bonded
43	ADDR	A	PINSTRAPPING	Connect a resistor divider to GND/VCC5 in order to configure the IC operating mode. See <a href="#">Table 9</a> and <a href="#">Table 6</a> for details.
44	STM	A	SINGLE-PHASE SECTION	Thermal monitor sensor. Connect with proper network embedding NTC to the single-phase power section. The IC senses the power section temperature and uses the information to define the VR_HOT signal and temperature monitoring. By programming proper STCOMP gain, the IC also implements load-line and SIMON thermal compensation for the single-phase section when applicable. Short to GND if not used. See <a href="#">Section 8</a> for details.
45	STCOMP	A		Thermal monitor sensor gain. Connect proper resistor divider between VCC5 and GND to define the gain to apply to the signal sensed by STM to implement thermal compensation for the single-phase section. Short to GND to disable temperature compensation. See <a href="#">Section 8</a> for details.
46	OSC	A	MULTI-PHASE SECTION	Oscillator pin. It allows the programming of the switching frequency $F_{SW}$ for the multi-phase section. The pin is internally set to 1.02 V, frequency for multi-phase is programmed according to the resistor connected to GND or VCC with a gain of 10 kHz/ $\mu$ A. Leaving the pin floating programs a switching frequency of 200 kHz per phase. Effective frequency observable on the load results as being multiplied by the number of active phases N. See <a href="#">Section 10</a> for details.
47	VIN	A		Input voltage monitor. Connect to input voltage monitor point through a divider $R_{VUP} / R_{VDWN}$ to perform VIN sense through PMBus ( $R_{UP} = 118.5 \text{ k}\Omega$ ; $R_{DOWN} = 10 \text{ k}\Omega$ typ.).
n/a	NC	-		Not internally bonded

Table 2. Pin description (continued)

Pin#	Name	Type		Function
48	EN	D		Level sensitive enable pin (3.3 V compatible). Pull low to disable the device, pull up above the turn-on threshold to enable the controller.
49	SVCLK SVC	D	SVI BUS	Serial clock
50	ALERT# V_FIX	D		Alert (Intel mode). V_FIX (AMD mode). Pull to 3.3 V to enter V_FIX mode.
51	SVDATA SVD	D		Serial data
52	BOOT / TMAX	A	PINSTRAPPING	Connect a resistor divider to GND/VCC5 in order to define BOOT and TMAX registers. See <a href="#">Table 10</a> for details.
53	VCC5	A		Main IC power supply. Operative voltage is 5 V $\pm$ 5%. Filter with 1 $\mu$ F MLCC to GND (typ.).
54	GDC	A		Gate drive control pin. Used for efficiency optimization, see <a href="#">Section 9</a> for details. If not used, it can be left floating. Always filter with 1 $\mu$ F MLCC to GND.
n/a	NC	-		Not internally bonded.
55	VDRV	A		Driving voltage for external drivers. Connect to the selected voltage rail to drive external MOSFET when in maximum power conditions. IC switches GDC voltage between VDRV and VCC5 to implement efficiency optimization according to selected strategies.
n/a	NC	-		Not internally bonded



Table 2. Pin description (continued)

Pin#	Name	Type		Function
56	COMP / ADDR	A	MULTI-PHASE SECTION	Error amplifier output. Connect with an $(R_F - C_F) // C_P$ to FB. The device cannot be disabled by pulling low this pin. Connect $R_{COMP} = 12.5\text{ k}\Omega$ to GND to extend PMBus addressing range (see <a href="#">Table 9</a> ).
57	FB	A		Error amplifier inverting input. Connect with a resistor $R_{FB} // (R_I - C_I)$ to VSEN and with an $(R_F - C_F) // C_P$ to COMP.
58	VSEN	A		Output voltage monitor, manages OV and UV protection. Connect to the positive side of the load to perform remote sense.
59	FBR	A		Remote buffer positive sense. Connect to the positive side of the multi-phase load to perform remote sense.
60	LTB	A		LTB Technology input pin. See <a href="#">Section 11.2</a> for details.
61	RGND	A		Remote ground sense. Connect to the negative side of the multi-phase load to perform remote sense.
62	REF	A		The reference used for the multi-phase section regulation is available on this pin with -125 mV offset. Connect through an $R_{REF-C_{REF}}$ to GND to optimize DVID transitions. Connect through $R_{OS}$ resistor to FB pin to implement small positive offset to the regulation.
63	IMON	A		Current monitor output. A current proportional to the multi-phase load current is sourced from this pin. Connect through a resistor $R_{MON}$ to GND. The information available on this pin is used for the current reporting and DPM. The pin can be filtered through $C_{IMON}$ to GND.
64	SVR_RDY (PWROK)	D	SINGLE-PHASE SECTION	VR Ready (Intel mode). Open drain output set free after SS has finished and pulled low when triggering any protection for the single-phase section. Pull up to a voltage lower than 3.3 V (typ.), if not used it can be left floating. PowerOK (AMD mode). System-wide Power Good input. When low, the device decodes SVC and SVD to determine the boot voltage.
65	ENDRV	D	MULTI-PHASE SECTION	Enable driver. CMOS output driven high when the IC commands the drivers. Used in conjunction with the HiZ window on the PWMx pins to optimize the multi-phase section overall efficiency. Connect directly to external driver enable pin.
66	PWM6	D	MULTI-PHASE SECTION	PWM output.
67	PWM5	D		Connect to related multi-phase channel external driver PWM input. During normal operation the device is able to manage HiZ status by setting and holding the PWMx pin to fixed voltage defined before. See <a href="#">Table 7</a> for phase number programming.
68	PWM4	D		
PAD	GND	A		GND connection. All internal references and logic are referenced to this pin. Filter to VCC with proper MLCC capacitor and connect to the PCB GND plane.

1. D = Digital, A=Analog.

## 2.2 Thermal data

Table 3. Thermal data

Symbol	Parameter	Value	Unit
$R_{THJA}$	Thermal resistance junction-to-ambient (device soldered on 2s2p PC board)	40	°C/W
$R_{THJC}$	Thermal resistance junction-to-case	1	°C/W
$T_{MAX}$	Maximum junction temperature	150	°C
$T_{STG}$	Storage temperature range	-40 to 150	°C
$T_J$	Junction temperature range	0 to 125	°C

### 3 Electrical specifications

#### 3.1 Absolute maximum ratings

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
VDRV, GDC	to GND	-0.3 to 14	V
VCC5, TM, STM, SPWM, PWMx, SENDRV, ENDRV, SCOMP, COMP, SMDATA, SMAL#, SMCLK	to GND	-0.3 to 7	V
All other pins	to GND	-0.3 to 3.6	V

#### 3.2 Electrical characteristics

Table 5. Electrical characteristics

( $V_{CC5} = 5\text{ V} \pm 5\%$ ,  $T_J = 0\text{ }^\circ\text{C}$  to  $70\text{ }^\circ\text{C}$  unless otherwise specified.)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
<b>Supply current and power-on</b>						
$I_{VCC5}$	VCC5 supply current	EN = High		28		mA
		EN = Low		22		mA
$UVLO_{VCC5}$	VCC5 turn-ON	VCC5 rising			4.1	V
	VCC5 turn-OFF	VCC5 falling	3			V
$UVLO_{VDRV}$	VDRV turn-ON	VDRV rising			6.0	V
	VDRV turn-OFF	VDRV falling	3		4.1	V
$UVLO_{VIN}$	VIN turn-ON	VIN rising, $R_{UP} = 118.5\text{ k}\Omega$ ; $R_{DOWN} = 10\text{ k}\Omega$			6.0	V
	VIN turn-OFF	VIN falling, $R_{UP} = 118.5\text{ k}\Omega$ ; $R_{DOWN} = 10\text{ k}\Omega$	3		4.1	V
<b>Oscillator, soft-start and enable</b>						
$F_{SW}$	Main oscillator accuracy	OSC = Open	170	200	230	kHz
	Oscillator adjustability	$R_{OSC} / R_{SOSC} = 47\text{ k}\Omega$ to GND	378	420	462	kHz
$F_{SSW}$	Main oscillator accuracy	SOSC = Open	212	250	287	kHz
	Oscillator adjustability	$R_{OSC} / R_{SOSC} = 47\text{ k}\Omega$ to GND	450	500	550	kHz
$\Delta V_{OSC}$	PWM ramp amplitude <sup>(1)</sup>			1.5		V
FAULT	Voltage at pin OSC, SSOSC	Latch active for related section	3			V

**Table 5. Electrical characteristics** (continued)(V<sub>CC5</sub> = 5 V ± 5%, T<sub>J</sub> = 0 °C to 70 °C unless otherwise specified.)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
Soft-start	SS time - Intel CPU mode	Vboot > 0, from pinstrapping; multi-phase section	5			mV/μS
		Vboot > 0, from pinstrapping; single-phase section	2.5			mV/μS
		Vboot > 0, from pinstrapping; single-phase section, JMode ON	2.5			mV/μS
	SS time - Intel DDR mode	Vboot > 0, from pinstrapping; multi-phase section	2.5			mV/μS
		Vboot > 0, from pinstrapping; single-phase section	1.25			mV/μS
	SS time - AMD mode	Vboot > 0, from pinstrapping; both sections		6.25		mV/μS
EN	Turn-ON	V <sub>EN</sub> rising			0.6	V
	Turn-OFF	V <sub>EN</sub> falling	0.4			V
	Leakage current			1		μA
<b>SVI serial bus</b>						
SVCLCK, SVDATA	Input high		0.65			V
	Input low				0.45	V
SVDATA, ALERT#	Voltage low (ACK)	I <sub>SINK</sub> = -5 mA			50	mV
<b>PMBus</b>						
SMDATA, SMCLK	Input high		1.75			V
	Input low				1.45	V
SMAL#	Voltage low	I <sub>SINK</sub> = -4 mA			13	Ω
<b>Reference and DAC</b>						
k <sub>VID</sub>	V <sub>OUT</sub> accuracy (MPhase)	I <sub>OUT</sub> = 0 A; N = 6; R <sub>G</sub> = 540 Ω; R <sub>FB</sub> = 1.108 kΩ; VID > 1.000 V	-0.5		0.5	%
k <sub>SVID</sub>	V <sub>OUT</sub> accuracy (SPhase)	I <sub>OUT</sub> = 0 A; R <sub>G</sub> = 1.3 kΩ; VID > 1.000 V	-0.5		0.5	%
		I <sub>OUT</sub> = 0 A; R <sub>G</sub> = 1.3 kΩ; VID > 1.000 V; JMODE = ON	-5		5	mV
k <sub>VID</sub> , k <sub>SVID</sub>	V <sub>OUT</sub> accuracy	VID = 0.8 V to 1 V	-5		5	mV
		VID < 0.8 V	-8		8	mV
k <sub>VOUT</sub>	V <sub>OUT</sub> accuracy - AMD mode		-20		20	mV

**Table 5. Electrical characteristics** (continued)

( $V_{CC5} = 5\text{ V} \pm 5\%$ ,  $T_J = 0\text{ }^\circ\text{C}$  to  $70\text{ }^\circ\text{C}$  unless otherwise specified.)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$\Delta_{\text{DROOP}}$	LL accuracy (MPhase) 0 to full load	$I_{\text{INFOx}} = 0$ ; $N = 6$ ; $R_G = 540\ \Omega$ ; $R_{\text{FB}} = 1.108\ \text{k}\Omega$	-3		2	$\mu\text{A}$
		Same as above, $I_{\text{INFOx}} = 20\ \mu\text{A}$	-4.5		4.5	$\mu\text{A}$
$\Delta_{\text{SDROOP}}$	LL accuracy (SPhase) 0 to full load	$I_{\text{SCSN}} = 0$ ; $R_G = 1.3\ \text{k}\Omega$	-1.75		1	$\mu\text{A}$
		$I_{\text{SCSN}} = 20\ \mu\text{A}$ ; $R_G = 1.3\ \text{k}\Omega$	-1		1	$\mu\text{A}$
$k_{\text{IMON}}$	IMON accuracy (MPhase)	$I_{\text{INFOx}} = 0\ \mu\text{A}$ ; $N = 6$ ; $R_G = 540\ \Omega$ ; $R_{\text{FB}} = 1.108\ \text{k}\Omega$	0		0.75	$\mu\text{A}$
		Same as above, $I_{\text{INFOx}} = 20\ \mu\text{A}$	-4.5		4.5	$\mu\text{A}$
$k_{\text{SIMON}}$	SIMON accuracy (SPhase)	$I_{\text{SCSN}} = 0\ \mu\text{A}$ ; $R_G = 1.3\ \text{k}\Omega$	0		0.5	$\mu\text{A}$
		$I_{\text{SCSN}} = 20\ \mu\text{A}$ ; $R_G = 1.3\ \text{k}\Omega$	-1		1	$\mu\text{A}$
$A_0$	EA DC Gain <sup>(1)</sup>			100		dB
SR	Slew rate <sup>(1)</sup>	COMP to SGND = 10 pF		20		V/ $\mu\text{s}$
DVID - Intel CPU mode	Slew rate fast	Multi-phase section	20			mV/ $\mu\text{s}$
	Slew rate slow		5			mV/ $\mu\text{s}$
	Slew rate fast	Single-phase section	10			
	Slew rate slow		2.5			
DVID - Intel DDR mode	Slew rate fast	Multi-phase section	10			mV/ $\mu\text{s}$
	Slew rate slow		2.5			mV/ $\mu\text{s}$
DVID - AMD mode	Slew rate	Both sections		5		mV/ $\mu\text{s}$
IMON ADC	GetReg(15h)	$V(\text{IMON}) = 0.992\ \text{V}$		CC		Hex
	Accuracy		C0		CF	Hex
<b>PWM outputs and ENDRV</b>						
PWMx, SPWM	Output high	$I = 1\ \text{mA}$		5		V
	Output low	$I = -1\ \text{mA}$			0.2	V
$I_{\text{PWM1}}$	Test current	Sourced from pin, EN = 0.		10		$\mu\text{A}$
$I_{\text{PWM2}}$	Test current			0		$\mu\text{A}$
$I_{\text{PWMx, SPWM}}$	Test current	Sourced from pin, EN = 0.		-10		$\mu\text{A}$
ENDRV	Voltage low	$I_{\text{ENDRV}} = -4\ \text{mA}$ ; both sections			0.4	V
<b>Protection (both sections)</b>						
OVP	Overvoltage protection	VSEN rising; wrt VID	100		200	mV
UVP	Undervoltage protection	VSEN falling; wrt VID; VID > 500 mV	-525		-375	mV
FBR DISC	FB disconnection	$V_{\text{CS-}}$ rising, above VSEN/SVSEN	650	700	750	mV

**Table 5. Electrical characteristics** (continued)(V<sub>CC5</sub> = 5 V ± 5%, T<sub>J</sub> = 0 °C to 70 °C unless otherwise specified.)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
FBG DISC	FBG disconnection	FBR input wrt VID	950	1000	1050	mV
VR_RDY, SVR_RDY	Voltage low	I <sub>SINK</sub> = -4 mA			0.4	V
V <sub>OC_TOT</sub>	OC threshold, MPhase	V <sub>ILIM</sub> rising, to GND		2.5		V
V <sub>SOC_TOT</sub>	OC threshold, SPhase	V <sub>SIMON</sub> rising, to GND		1.55		V
I <sub>OC_TH</sub>	Constant current <sup>(1)</sup>	MPhase only		35		μA
VR_HOT	Voltage low	I <sub>SINK</sub> = -4mA			13	Ω
<b>Gate drive control</b>						
GDC	Max. current	Any PS.		200		mA
	Impedance	PS00h (GDC=VCC12)		6		Ω
		> PS00h; (GDC=VCC5)		6		Ω

1. Guaranteed by design, not subject to test.



## 4 Device configuration and pinstrapping tables

The L6751B features a universal serial data bus fully compliant with Intel VR12/IMVP7 Protocol rev1.5, document #456098 and AMD SVI specifications, document #40182. To guarantee proper device and CPU operation, refer to these documents for bus design, layout guidelines and any additional information required for the bus architecture. Different platforms may require different pull-up impedance on the SVI bus. Impedance matching and spacing among SVI bus lines must be followed.

The controller configures itself automatically upon detection of different pinstrappings which are monitored at the IC power-up. See [Table 6](#), [8](#), [9](#), [10](#) e [11](#) for details.

### 4.1 JMode


When enabled, multi-phase acts as if in DDR mode, while single-phase is an independent regulator with 0.75 V fixed reference (load-line disabled - TM can be used as enable for the single-phase).

Output voltage higher than the internal reference may be achieved by adding a proper resistor divider (RA, RB - see [Figure 4](#)). To maintain precision in output voltage regulation, it is recommended to provide both SFBR and SRGND with the same divider.

#### Equation 1

$$V_{OUT} = 0.750V \cdot \frac{R_A + R_B}{R_B}$$

**Figure 4. JMode: voltage positioning**



## 4.2 Programming HiZ level

The L6751B is able to manage different levels for HiZ on PWMx guaranteeing flexibility in driving different external drivers as well as DrMOS ICs.

After EN assertion and before soft-start, the device uses PWM1 and PWM2 to detect the driver/DrMOS connected in order to program the suitable Hiz level of PWMx signals. During regulation, the Hiz level is used to force the external MOSFETs in high-impedance state.

- PWM1 sources a constant 10  $\mu$ A current, if its voltage results higher than 2.8 V, HiZ level used during the regulation is 1.4 V, if lower, PWM2 information is used.
- PWM2 is kept in HiZ, if its voltage results higher than 2 V, HiZ level used during the regulation is 2 V, if lower, 1.6 V.

An external resistor divider can be placed on PWM1 and PWM2 to force the detection of the correct HiZ level. They must be designed considering the external driver/DrMOS selected and the HiZ level requested.

**Table 6. Device configuration**

	SVI address	DROOP (see <a href="#">Table 8</a> )	IMAX / SIMAX	BOOT / TMAX	DPM
VR12	0000b	Enabled.	<a href="#">Table 8</a>	<a href="#">Table 10</a>	Supported
VR12 ( <a href="#">Note 2</a> )	0010b 0100b	MPhase: as per <a href="#">Table 9</a> . SPhase: disabled			
AMD	n/a	MPhase: enabled. SPhase: as per <a href="#">Table 9</a> .	Ignored	TMAX ( <a href="#">Note 1</a> ) supported	

- 1 Refer to [Table 10](#) and choose any of the resistor combinations leading to the desired TMAX. Other settings are ignored.
- 2 In DDR mode, single-phase reference is multi-phase  $V_{out}/2$  (JMode disabled).

**Table 7. Phase number programming**

PHASE #	PWM1 to PWM3	PWM4	PWM5	PWM6
3	to driver	1 k $\Omega$ to VCC5		
4	to driver		1 k $\Omega$ to VCC5	
5	to driver			1 k $\Omega$ to VCC5
6	to driver			

**Table 8. IMAX, SIMAX pinstrapping (Note 1)**

Rdown [kΩ]	Rup [kΩ]	IMAX / SIMAX		
		IMAX [A] <i>Note 2</i>	SIMAX [A]	
			GFX	VSA/DDR
10	1.5	N · 25 + 56	40	29
10	2.7		35	21
22	6.8		30	13
10	3.6		25	5
27	11	N · 25 + 48	40	29
12	5.6		35	21
82	43		30	13
13	7.5		25	5
56	36	N · 25 + 40	40	29
18	13		35	21
15	12		30	13
18	16		25	5
15	14.7	N · 25 + 32	40	29
10	11		35	21
18	22		30	13
56	75		25	5
10	15	N · 25 + 24	40	29
12	20		35	21
12	22.6		30	13
39	82		25	5
47	110	N · 25 + 16	40	29
10	27		35	21
22	68		30	13
10	36		25	5
18	75	N · 25 + 8	40	29
15	75		35	21
10	59		30	13
10	75		25	5
10	100	N · 25	40	29
10	150		35	21
10	220		30	13
10	Open		25	5

- Note: 1 Recommended values, divider needs to be connected between VCC5 pin and GND.  
 2 N is the number of phases programmed for the multi-phase section.

**Table 9. ADDR pinstrapping (Note 1, 2)**

Rdown [kΩ]	Rup [kΩ]	ADDR					
		ADDR Note 3	PMBADDR Note 4	JMode	DROOP multi-phase	DROOP single-phase	
10	1.5	AMD mode	CCh	n/a	ON	ON	
10	2.7					OFF	
22	6.8					C8h	ON
10	3.6						OFF
27	11					C4h	ON
12	5.6						OFF
82	43					C0h	ON
13	7.5						OFF
56	36	0100b (VR12)	EEh	n/a	OFF	ON	
18	13					OFF	
15	12					EAh	ON
18	16						OFF
15	14.7					E6h	ON
10	11						OFF
18	22					E2h	ON
56	75						OFF
10	15	0010b (VR12)	ECh	n/a	OFF	ON	
12	20					OFF	
12	22.6		E8h			ON	
39	82					OFF	
47	110		E4h			ON	
10	27					OFF	
22	68		E0h			ON	
10	36					OFF	

**Table 9. ADDR pinstrapping (Note 1, 2) (continued)**

Rdown [kΩ]	Rup [kΩ]	ADDR				
		ADDR <i>Note 3</i>	PMBADDR <i>Note 4</i>	JMode	DROOP multi-phase	DROOP single-phase
18	75	0000b (VR12)	CCh / 8Ch	ON	ON	According to VBOOT settings (GFX / VSA)
15	75			OFF		
10	59		C8h / 88h	ON		
10	75			OFF		
10	100		C4h / 84h	ON		
10	150			OFF		
10	220		C0h / 80h	ON		
10	Open			OFF		

- Note:*
- 1 Recommended values, divider needs to be connected between VCC5 pin and GND.
  - 2 In DDR mode, when enabled, droop has 1/4th scaling factor.
  - 3 SVI address for multi-phase. Single-phase is further offset by 0001b. In AMD mode, SVI address defaults according to AMD specifications.
  - 4 PMBus address for multi-phase (read/write). Single-phase is further offset by 02 h. When in VR12 CPU mode,  $R_{COMP} = 12.5\text{ k}\Omega$  to GND, select between Cxh (Open) and 8xh (if installed) PMBus address.

**Table 10. BOOT / TMAX pinstrapping (Note 1, 2)**

Rdown [kΩ]	Rup [kΩ]	BOOT - Intel address 0000b ( <i>Note 3</i> )			Intel address 0010b, 0100b ( <i>Note 3</i> )			TMAX [C]		
		Multi-phase	Single-phase	Link-rest	JMode	VBOOT	Link rest			
10	1.5	1.000 V	0.000 V VSA	32 μsec (debug)	ON	1.500 V	32 μsec (debug)	130		
10	2.7							120		
22	6.8							110		
10	3.6							100		
27	11	1.000 V	1.000 V VSA	32 μsec (debug)			ON	1.500 V	10 μsec (functional)	130
12	5.6									120
82	43									110
13	7.5									100

Table 10. BOOT / TMAX pinstrapping (*Note 1, 2*) (continued)

Rdown [kΩ]	Rup [kΩ]	BOOT - Intel address 0000b ( <i>Note 3</i> )			Intel address 0010b, 0100b ( <i>Note 3</i> )			TMAX [C]		
		Multi-phase	Single-phase	Link-rest	JMode	VBOOT	Link rest			
56	36	0.000 V	1.100 V VSA	10 μsec (functional)	ON	1.350 V	32 μSec (debug)	130		
18	13							120		
15	12							110		
18	16							100		
15	14.7	0.000 V	1.000 V VSA	10 μsec (functional)			OFF	1.500 V	10 μSec (functional)	130
10	11									120
18	22									110
56	75									100
10	15	0.000 V	0.900 V VSA	10 μsec (functional)	OFF	1.500 V	32 μSec (debug)	130		
12	20							120		
12	22.6							110		
39	82							100		
47	110	0.000 V	1.000 V GFX	32 μsec (debug)	OFF	1.350 V	10 μSec (functional)	130		
10	27							120		
22	68							110		
10	36							100		
18	75	1.000 V	1.000 V GFX	32 μsec (debug)	OFF	1.350 V	32 μSec (debug)	130		
15	75							120		
10	59							110		
10	75							100		
10	100	0.000 V	0.000 V GFX	10 μsec (functional)	OFF	1.350 V	10 μSec (functional)	130		
10	150							120		
10	220							110		
10	Open							100		

Note: 1 Recommended values, divider needs to be connected between VCC5 pin and GND.

2 BOOT is ignored in AMD mode, only TMAX is operative.

3 Operative mode defined by ADDR pin. See Table 9 for details.