

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










Digitally controlled dual PWM for Intel VR12 and AMD SVI

Datasheet - production data



Features

- VR12 compliant with 25 MHz SVID bus rev. 1.5
 - SerialVID with programmable IMAX, TMAX, VBOOT, ADDRESS
- AMD SVI compliant
- Second generation LTB Technology™
- Flexible driver/DrMOS support
- JMode support
- Fully configurable through PMBus[™]
- Dual controller:
 - Up to 6 phases for CORE and memory
 - 1 phase for graphics (GFX), system agent (VSA) or Northbridge (VDDNB)
- Single NTC design for TM, LL and IMON thermal compensation (for each section)
- VFDE and GDC gate drive control for efficiency optimization
- DPM dynamic phase management
- Dual remote sense; 0.5% V_{OUT} accuracy
- Full-differential current sense across DCR
- AVP adaptive voltage positioning
- Dual independent adjustable oscillator
- · Dual current monitor
- · Pre-biased output management
- Average and per-phase OC protection

- · OV, UV and FB disconnection protection
- Dual VR_RDY
- WPLGA72 6 x 6 mm package

Applications

- High-current VRM / VRD for desktop / server / workstation Intel[®] / AMD CPUs
- DDR3 memory supply

Description

The L6751C device is a universal digitally controlled dual PWM DC-DC designed to power Intel's VR12 and AMD SVI processors and memories: all required parameters are programmable through dedicated pin-strapping and PMBus interface. The device features up to 6-phase programmable operation for multi-phase sections and a single-phase with independent control loops. When configured for memory supply, single-phase (VTT) reference is always tracking multi-phase (VDDQ) scaled by a factor of 2. The L6751C supports power state transitions featuring VFDE, programmable DPM and GDC maintaining the best efficiency over all loading conditions without compromising transient response. The device assures fast and independent protection against load overcurrent. under/overvoltage and feedback disconnections.

The device is available in WPLGA72 6 x 6 mm package.

Table 1. Device summary

Order code	Package	Packaging	
L6751C	WPLGA72 6 x 6 mm	Tray	
L6751CTR	WPLGA72 6 x 6 mm	Tape and reel	

Contents L6751C

Contents

1	Турі	Typical application circuit and block diagram								
	1.1	Application circuit	6							
	1.2	Block diagram	7							
2	Pin (description and connection diagrams	8							
	2.1	Pin description	8							
	2.2	Thermal data	. 14							
3	Elec	trical specifications	. 15							
	3.1	Absolute maximum ratings	. 15							
	3.2	Electrical characteristics	. 15							
4	Devi	ice configuration and pin-strapping tables	. 19							
	4.1	JMode	. 19							
	4.2	Programming Hi-Z level	. 20							
5	Devi	ice description and operation	. 27							
6	Outp	out voltage positioning	. 28							
	6.1	Multi-phase section - phase # programming	. 28							
	6.2	Multi-phase section - current reading and current sharing loop	. 28							
	6.3	Multi-phase section - defining load-line	. 29							
	6.4	Single-phase section - disable	. 30							
	6.5	Single-phase section - current reading	. 30							
	6.6	Single-phase section - defining load-line	. 30							
	6.7	Dynamic VID transition support	. 31							
	6.8	LSLESS startup and pre-bias output	. 32							
	6.9	DVID optimization: REF/SREF	. 32							
7	Outp	out voltage monitoring and protection	. 34							
	7.1	Overvoltage	. 34							
	7.2	Overcurrent and current monitor	. 35							



		7.2.1	Multi-phase section	
		7.2.2 7.2.3	Overcurrent and power states	
		1.2.3	Single-phase section	
8	Sing	le NTC	thermal monitor and compensation	39
	8.1	Therm	nal monitor and VR_HOT	39
	8.2	Therm	nal compensation	39
	8.3	TM/ST	ΓM and TCOMP/STCOMP design	40
9	Effic	iency o	pptimization	41
	9.1	Dynan	nic phase management (DPM)	41
	9.2	Variab	ole frequency diode emulation (VFDE)	42
	9.3	VFDE	and DrMOS	42
	9.4	Gate o	drive control (GDC)	43
10	Main	oscilla	ator	44
11	Syst	em con	ntrol loop compensation	45
	11.1	Comp	ensation network guidelines	46
	11.2	LTB Te	echnology	47
12	РМВ	us sup	port (preliminary)	48
	12.1	Enabli	ing the device through PMBus	51
	12.2	Contro	olling V _{OUT} through PMBus	51
	12.3	Input v	voltage monitoring (READ_VIN)	52
	12.4	Duty c	cycle monitoring (READ_DUTY)	52
	12.5	Outpu	t voltage monitoring (READ_VOUT)	52
	12.6	Outpu	t current monitoring (READ_IOUT)	52
	12.7	Tempe	erature monitoring (READ_TEMPERATURE)	52
	12.8	Overv	oltage threshold setting	52
13	Pack	age inf	formation	54
14	Revi	sion his	story	56



List of tables L6751C

List of tables

Table 1.	Device summary	1
Table 2.	Pin description	8
Table 3.	Thermal data	14
Table 4.	Absolute maximum ratings	15
Table 5.	Electrical characteristics	15
Table 6.	Device configuration	20
Table 7.	Phase number programming	20
Table 8.	IMAX, SIMAX pinstrapping	21
Table 9.	ADDR pin-strapping,	22
Table 10.	BOOT / TMAX pin-strapping,	23
Table 11.	DPM pin-strapping	24
Table 12.	GDC threshold definition	26
Table 13.	L6751C protection at a glance	34
Table 14.	Multi-phase section OC scaling and power states	37
Table 15.	Efficiency optimization	41
Table 16.	Supported commands	48
Table 17.	OV threshold setting	53
Table 18.	L6751C WPLGA72 6 x 6 mm package mechanical data	55
Table 19	Document revision history	56



L6751C List of figures

List of figures

Figure 1.	Typical 6-phase application circuit	6
Figure 2.	Block diagram	
Figure 3.	L6751C pin connections (left: top view - right: bottom view)	8
Figure 4.	JMode: voltage positioning	19
Figure 5.	Device initialization	27
Figure 6.	Voltage positioning	28
Figure 7.	Current reading	29
Figure 8.	LSLESS startup: enabled (left)	32
Figure 9.	LSLESS startup: disabled (right)	32
Figure 10.	DVID optimization circuit	33
Figure 11.	Thermal monitor connections	39
Figure 12.	Output current vs. switching frequency in PSK mode	42
Figure 13.	Efficiency performance with and without enhancements (DPM, GDC)	43
Figure 14.	ROSC vs. F _{SW} per phase (R _{OSC} to GND - left; R _{OSC} to 3.3 V - right)	44
Figure 15.	Equivalent control loop	45
Figure 16.	Control loop bode diagram and fine tuning	
Figure 17.	Device initialization: PMBus controlling V _{OUT}	51
Figure 18.	L6751C WPLGA72 6 x 6 mm package outline	54



1 Typical application circuit and block diagram

1.1 Application circuit

Figure 1. Typical 6-phase application circuit L6751C



AM14809v2

47/

L6751

sosc

SCSP

AM14810v3

LTB Technolo Modulator

SFLT

ise FLT Manage

1.2 Block diagram

Figure 2. Block diagram VR_RDY GDC Z W VCC5 BOOT / TMAX VDRV IMAX / SIMAX DPM1-3 DPM4-6 I VSEN MultiPhase Fault Manager ADDR LTB Technology Modulator & Frequency Limite Ramp & Clock Gene with VFDE DPM Control LTB FNDRV SVCLK PWM1 ALERT# SVDATA SREF PWM2 FBR RGND PWM3 +175mV PWM4 REF VSEN COMP CS1P II IM CS1N IMON CS2P CS2N S CS3P CS3N CS4P SMCLK Chan # VSEN, SVSEN CS4N CS5P SMAL# CS5N CS6P PHASE CS6N VIN TCOMP тм SFBR VR_HOT STM SRGND +175mV SPWM / SEN SREF SENDRV



SVSEN

SCOMP

SIMON

SVR_RDY

STCOMP

Ramp & Clock Generator

2 Pin description and connection diagrams




Figure 3. L6751C pin connections (left: top view - right: bottom view)

2.1 Pin description

Table 2. Pin description

Pin no.	Name	Туре		Function
D1	PWM3	D ⁽¹⁾	MULTI-PHASE SECTION	PWM output. Connect to multi-phase channel 3 external driver PWM input. During normal operation the device is able to manage Hi-Z status by setting and holding the PWMx pin to a fixed predefined voltage. See <i>Table 7 on page 20</i> for phase number programming.
A1	PWM2	D		PWM output.
B1	PWM1	D		Connect to multi-phase external drivers PWM input. These pins are also used to configure Hi-Z levels for compatibility with drivers and DrMOS. During normal operation the device is able to manage Hi-Z status by setting and holding the PWMx pin to the predefined fixed voltage.
A2	PHASE	Α	ULTI	Connect through resistor divider to multi-phase channel1 switching node.
B2	NC	-	M	Not internally bonded.
A3	VR_RDY	D		VR Ready. Open drain output set free after SS has finished in multi-phase section and pulled low when triggering any protection on multi-phase section. Pull up to a voltage lower than 3.3 V (typ.), if not used it can be left floating.
ВЗ	GND	А		GND connection. All internal references and logic are referenced to this pin. Filter to VCC5 with proper MLCC capacitor and connect to the PCB GND plane.

Table 2. Pin description (continued)

Pin no.	Name	Туре		Function
A4	CS6N	А		Channel 6 current sense negative input. Connect through an Rg resistor to the output-side of the channel inductor. When working at < 6 phases, still connect through Rg to CS6P and then to the regulated voltage. Filter the output-side of Rg with 100 nF (typ.) to GND.
B4	CS6P	А	CTION	Channel 6 current sense positive input. Connect through an R-C filter to the phase-side of the channel 6 inductor. When working at < 6 phases, short to the regulated voltage.
A5	CS5P	А	MULTI-PHASE SECTION	Channel 5 current sense positive input. Connect through an R-C filter to the phase-side of the channel 5 inductor. When working at < 5 phases, short to the regulated voltage.
B5	CS5N	А	MULTI-P	Channel 5 current sense negative input. Connect through an Rg resistor to the output-side of the channel inductor. When working at < 5 phases, still connect through Rg to CS5P and then to the regulated voltage. Filter the output-side of Rg with 100 nF (typ.) to GND.
A6	CS4N	А		Channel 4 current sense negative input. Connect through an Rg resistor to the output-side of the channel inductor. When working at < 4 phases, still connect through Rg to CS4P and then to the regulated voltage. Filter the output-side of Rg with 100 nF (typ.) to GND.
В6	CS4P	А	MULTI-PHASE SECTION	Channel 4 current sense positive input. Connect through an R-C filter to the phase-side of the channel 4 inductor. When working at < 4 phases, short to the regulated voltage.
A7	CS3P	А		Channel 3 current sense positive input. Connect through an R-C filter to the phase-side of the channel 3 inductor. When working at < 3 phases, short to the regulated voltage.
В7	CS3N	А		Channel 3 current sense negative input. Connect through an Rg resistor to the output-side of the channel inductor. When working at < 3 phases, still connect through Rg to CS3P and then to the regulated voltage. Filter the output-side of Rg with 100 nF (typ.) to GND.
A8	CS2N	А	TI-PHAS	Channel 2 current sense negative input. Connect through an Rg resistor to the output-side of the channel inductor. Filter the output-side of Rg with 100 nF (typ.) to GND.
В8	CS2P	А	MUI	Channel 2 current sense positive input. Connect through an R-C filter to the phase-side of the channel 2 inductor.
A9	CS1P	Α		Channel 1 current sense positive input. Connect through an R-C filter to the phase-side of the channel 1 inductor.
D2	CS1N	А		Channel 1 current sense negative input. Connect through an Rg resistor to the output-side of the channel inductor. Filter the output-side of Rg with 100 nF (typ.) to GND.
A10	SOSC	А	SINGLE-PHASE SECTION	Oscillator pin. It allows the switching frequency F_{SSW} to be programmed for the single-phase section. The pin is internally set to 1.02 V, frequency for single-phase is programmed according to the resistor connected to GND or VCC with a gain of 11.5 kHz/ μ A. Leaving the pin floating programs a switching frequency of 230 kHz. See Section 10 on page 44 for details.



Table 2. Pin description (continued)

Pin no.	Name	Туре		Function
В9	SREF	А	SINGLE-PHASE SECTION	The reference used for the single-phase section regulation is available on this pin with -125 mV offset. Connect through an $R_{SREF}\text{-}C_{SREF}$ to GND to optimize DVID transitions. Connect through R_{SOS} resistor to the SFB pin to implement small positive offset to the regulation.
A11	ТМ	A	MULTI-PHASE SECTION	Thermal monitor sensor. Connect with proper network embedding NTC to the multi-phase power section. The IC senses the power section temperature and uses the information to define the VR_HOT signal and temperature monitoring. By programming proper TCOMP gain, the IC also implements load-line and IMON/ILIM thermal compensation for the multi-phase section. In JMode, the pin disables the single-phase section if shorted to GND. Pull up to VCC5 with 1 k Ω to disable thermal sensor. See Section 8 on page 39 for details.
B10	SPWM / SEN	D	SINGLE-PHASE SECTION	PWM output. Connect to single-phase external driver PWM input. During normal operation the device is able to manage Hi-Z status by setting and holding the pin to a fixed voltage defined by PWMx strapping. Connect to VCC5 with 1 k Ω to disable the single-phase section.
A12	SENDRV	D	SINGLE-PHASE SECTION	Enable driver. CMOS output driven high when the IC commands the driver. Used in conjunction with the Hi-Z window on the SPWM pin to optimize the single-phase section overall efficiency. Connect directly to external driver enable pin.
B11	ILIM	А	SECTION	Multi-phase section current limit. A current proportional to the multi-phase load current is sourced from this pin. Connect through a resistor R_{LIM} to GND. When the pin voltage reaches 2.5 V, the overcurrent protection is set and the IC latches. Filter through C_{LIM} to GND to delay OC intervention.
A13	VR_HOT	D	IASE	Voltage regulator HOT. Open drain output, this is an alarm signal asserted by the controller when the temperature sensed through the ST or TM pins exceed TMAX (active low). See Section 8 on page 39 for details.
B12	TCOMP	Α	MULTI	Thermal monitor sensor gain. Connect proper resistor divider between VCC5 and GND to define the gain to apply to the signal sensed by the TM to implement thermal compensation for the multi-phase section. Short to GND to disable temperature compensation (but not thermal sensor). See Section 8 on page 39 for details.




Table 2. Pin description (continued)

Pin no.	Name	Туре		Function
A14	SCSP	А	N _C	Single-phase section current senses positive input. Connect through an R-C filter to the phase-side of the channel 1 inductor.
B13	SCSN	А	SE SECTION	Single-phase section current senses negative input. Connect through an Rg resistor to the output-side of the channel inductor. Filter the output-side of Rg with 100 nF (typ.) to GND.
A15	SIMON	А	SINGLE-PHASE	Current monitor output. A current proportional to the single-phase current is sourced from this pin. Connect through a resistor R_{SIMON} to GND. When the pin voltage reaches 1.55 V, overcurrent protection is set and the IC latches. Filtering through C_{SIMON} to GND allows the delay for OC intervention to be controlled.
B14	DPM4-6	А	PINSTRAPPING	Connect a resistor divider to GND/VCC5 in order to define the DPM and GDC strategies. See <i>Table 11 on page 24</i> and <i>Table 12 on page 26</i> for details.
A16	SRGND	A	SINGLE-PHASE SECTION	Remote buffer ground sense. Connect to the negative side of the single-phase load to perform remote sense.
B15	DPM1-3	A	PINSTRAPPING	Connect a resistor divider to GND/VCC5 in order to define the DPM and GDC strategies. See <i>Table 11 on page 24</i> and <i>Table 12 on page 26</i> for details.
A17	SFBR	Α	z	Remote buffer positive sense. Connect to the positive side of the single-phase load to perform remote sense.
B16	SVSEN	А	E SECTION	Remote buffer output. Output voltage monitor, manages OV and UV protection. Connect with a resistor R_{SFB} // $(R_{SI}$ - $C_{SI})$ to SFB.
A18	SFB	Α	SINGLE-PHASE	Error amplifier inverting input. Connect with a resistor R_{SFB} // $(R_{SI}$ - C_{SI}) to SVSEN and with an $(R_{SF}$ - C_{SF})// C_{SH} to SCOMP.
D3	SCOMP	Α		Error amplifier output. Connect with an $(R_{SF} - C_{SF})$ // C_{SH} to SFB. The device cannot be disabled by pulling low this pin.
A19	IMAX / SIMAX	А	PINSTRAPPING	Connect a resistor divider to GND/VCC5 in order to define the IMAX and SIMAX registers. See <i>Table 8 on page 21</i> and <i>Table 6 on page 20</i> for details.



Table 2. Pin description (continued)

Pin no.	Name	Туре		Function
1 111 110.	Name	туре		
B17	GND	А		GND connection. All internal references and logic are referenced to this pin. Filter to VCC5 with proper MLCC capacitor and connect to the PCB GND plane.
A20	SMDATA	D	S	PMBus data.
B18	SMAL#	D	PMBus	PMBus alert.
A21	SMCLK	D	₫	PMBus clock.
B19	NC	-		Not internally bonded.
A22	ADDR	А	PINSTRAPPING	Connect a resistor divider to GND/VCC5 in order to configure the IC operating mode. See <i>Table 9 on page 22</i> and <i>Table 6 on page 20</i> for details.
B20	STM	А	SINGLE-PHASE SECTION	Thermal monitor sensor. Connect with proper network embedding NTC to the single-phase power section. The IC senses the power section temperature and uses the information to define the VR_HOT signal and temperature monitoring. By programming proper STCOMP gain, the IC also implements load-line and SIMON thermal compensation for the single-phase section when applicable. Short to GND if not used. See Section 8 on page 39 for details.
A23	STCOMP	А		Thermal monitor sensor gain. Connect proper resistor divider between VCC5 and GND to define the gain to apply to the signal sensed by ST to implement thermal compensation for the single-phase section. Short to GND to disable temperature compensation. See Section 8 on page 39 for details.
B21	OSC	А	I-PHASE SECTION	Oscillator pin. It allows the programming of the switching frequency F_{SW} for the multi-phase section. The pin is internally set to 1.02 V, frequency for multi-phase is programmed according to the resistor connected to GND or VCC with a gain of 10 Hz/ μ A. Leaving the pin floating programs a switching frequency of 200 Hz per phase. Effective frequency observable on the load results as being multiplied by the number of active phases N. See Section 10 on page 44 for details.
A24	VIN	А	MULTI-I	Input voltage monitor. Connect to input voltage monitor point through a divider R_{VUP} / R_{VDWN} to perform VIN sense through PMBus (R_{UP} = 118.5 Ω ; R_{DOWN} = 10 k Ω typ.).
B22	NC	-		Not internally bonded.
A25	EN	D		Level sensitive enable pin (3.3 V compatible). Pull low to disable the device, pull up above the turn-on threshold to enable the controller.
B23	SVCLK SVC	D	SVIBUS	Serial clock.
A26	ALERT# V_FIX	D	SVI	Alert (Intel mode). V_FIX (AMD mode). Pull to 3.3 V to enter V_FIX mode.

Table 2. Pin description (continued)

Pin no.	Name	Туре		Function
B24	SVDATA SVD	D	SVI BUS	Serial data.
A27	BOOT / TMAX	A	PINSTRAPPING	Connect a resistor divider to GND/VCC5 in order to define BOOT and TMAX registers. See <i>Table 10 on page 23</i> for details.
D4	VCC5	А		Main IC power supply. Operative voltage is 5 V \pm 5%. Filter with 1 μ F MLCC to GND (typ.).
A28	GDC	А		Gate drive control pin. Used for efficiency optimization, see Section 9 on page 41 for details. If not used, it can be left floating. Always filter with 1 μF MLCC to GND.
B25	NC	-		Not internally bonded.
A29	VDRV	А		Driving voltage for external drivers. Connect to the selected voltage rail to drive external MOSFET when in maximum power conditions. IC switches GDC voltage between VDRV and VCC5 to implement efficiency optimization according to selected strategies.
B26	NC	-		Not internally bonded.
A30	COMP / ADDR	Α		Error amplifier output. Connect with an $(R_F - C_F)// C_P$ to FB. The device cannot be disabled by pulling low this pin. Connect $R_{COMP} = 12.5 \text{ k}\Omega$ to GND to extend PMBus addressing range (see Table 9 on page 22).
B27	FB	А		Error amplifier inverting input. Connect with a resistor R_{FB} // $(R_I$ - C_I) to VSEN and with an $(R_F$ - C_F)// C_P to COMP.
A31	VSEN	А	SECTION	Output voltage monitor, manages OV and UV protection. Connect to the positive side of the load to perform remote sense.
B28	FBR	А		Remote buffer positive sense. Connect to the positive side of the multi-phase load to perform remote sense.
A32	LTB	Α	эHА	LTB Technology input pin. See Section 11.2 on page 47 for details.
B29	RGND	А	MULTI-PHASE	Remote ground sense. Connect to the negative side of the multi-phase load to perform remote sense.
A33	REF	А	<u>-</u>	The reference used for the multi-phase section regulation is available on this pin with -125 mV offset. Connect through an R_{REF} - C_{REF} to GND to optimize DVID transitions. Connect through R_{OS} resistor to FB pin to implement small positive offset to the regulation.
B30	IMON	А		Current monitor output. A current proportional to the multi-phase load current is sourced from this pin. Connect through a resistor R_{MON} to GND. The information available on this pin is used for the current reporting and DPM. The pin can be filtered through C_{IMON} to GND.



Table 2. Pin description (continued)

Pin no.	Name	Туре		Function
A34	SVR_RDY (PWROK)	D	SINGLE-PHASE SECTION	VR Ready (Intel mode). Open drain output set free after SS has finished and pulled low when triggering any protection for the single-phase section. Pull up to a voltage lower than 3.3 V (typ.), if not used it can be left floating. PowerOK (AMD mode). System-wide Power Good input. When low, the device decodes SVC and SVD to determine the boot voltage.
B31	ENDRV	D	MULTI-PHASE SECTION	Enable driver. CMOS output driven high when the IC commands the drivers. Used in conjunction with the Hi-Z window on the PWMx pins to optimize the multiphase section overall efficiency. Connect directly to external driver enable pin.
A35	PWM6	D	SE	PWM output.
B32	PWM5	D	-PHAS	Connect to related multi-phase channel external driver PWM input. During normal operation the device is able to manage Hi-Z status by setting and
A36	PWM4	D		
PAD	GND	Α		GND connection. All internal references and logic are referenced to this pin. Filter to VCC with proper MLCC capacitor and connect to the PCB GND plane.

^{1.} D = digital, A = analog.

2.2 Thermal data

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R _{THJA}	Thermal resistance junction-to-ambient (device soldered on 2s2p PC board)	40	°C/W
R _{THJC}	Thermal resistance junction-to-case	1	°C/W
T _{MAX}	Maximum junction temperature	150	°C
T _{STG}	Storage temperature range	-40 to 150	°C
T _J	Junction temperature range	0 to 125	°C

3 Electrical specifications

3.1 Absolute maximum ratings

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
VDRV, GDC	to GND	-0.3 to 14	V
VCC5, TM, STM, SPWM, PWMx, SENDRV, ENDRV, SCOMP, COMP, SMDATA, SMAL#, SMCLK	to GND	-0.3 to 7	٧
All other pins	to GND	-0.3 to 3.6	V

3.2 Electrical characteristics

(V_{CC5} = 5 V \pm 5%, T_J = 0 °C to 70 °C unless otherwise specified.)

Table 5. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Supply curr	ent and power-on					
1	VCCE aupply aurrent	EN = high		28		mA
I _{VCC5}	VCC5 supply current	EN = low		22		mA
11/10	VCC5 turn-ON	VCC5 rising			4.1	V
UVLO _{VCC5}	VCC5 turn-OFF	VCC5 falling	3			V
11/10	VDRV turn-ON	VDRV rising			6.0	V
UVLO _{VDRV}	VDRV turn-OFF	VDRV falling	3		4.1	V
	VIN turn-ON	VIN rising, R _{UP} = 118.5 kΩ; R _{DOWN} = 10 kΩ			6.0	٧
UVLO _{VIN}	VIN turn-OFF	VIN falling, R_{UP} = 118.5 k Ω ; R_{DOWN} = 10 k Ω	3		4.1	V
Oscillator, s	oft-start and enable					
_	Main oscillator accuracy	OSC = Open	170	200	230	kHz
F _{SW}	Oscillator adjustability	$R_{OSC} / R_{SOSC} = 47 \text{ k}\Omega \text{ to GND}$	378	420	462	kHz
_	Main oscillator accuracy	SOSC = Open	212	250	287	kHz
F _{SSW}	Oscillator adjustability	$R_{OSC} / R_{SOSC} = 47 \text{ k}\Omega \text{ to GND}$	450	500	550	kHz
ΔV _{OSC}	PWM ramp amplitude ⁽¹⁾			1.5		V
FAULT	Voltage at pin OSC, SSOSC	Latch active for related section	3			٧



Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
		Vboot > 0, from pin-strapping; multi- phase section	5			mV/μs
	SS time - Intel CPU mode	Vboot > 0, from pin-strapping; single- phase section	2.5			mV/μs
Coff start		Vboot > 0, from pin-strapping; single- phase section, JMode ON	2.5			mV/μs
Soft-start	CC times Intel DDD made	Vboot > 0, from pin-strapping; multi- phase section	2.5			mV/μs
	SS time - Intel DDR mode	Vboot > 0, from pin-strapping; single- phase section	1.25			mV/μs
	SS time - AMD mode	Vboot > 0, from pin-strapping; both sections		6.25		mV/μs
	Turn-ON	V _{EN} rising			0.6	V
EN	Turn-OFF	V _{EN} falling	0.4			V
	Leakage current			1		μА
SVI serial b	us					
SVCLCK,	Input high		0.65			V
SVDATA	Input low				0.45	V
SVDATA, ALERT#	Voltage low (ACK)	I _{SINK} = -5 mA			50	mV
PMBus						
SMDATA,	Input high		1.75			V
SMCLK	Input low				1.45	V
SMAL#	Voltage low	I _{SINK} = -4 mA			13	Ω
Reference a	and DAC		•		•	•
k _{VID}	V _{OUT} accuracy (MPhase)	I_{OUT} = 0 A; N = 6; R _G = 540 Ω ; R _{FB} = 1.108 k Ω ; VID > 1.000 V	-0.5		0.5	%
l.	V _{OUT} accuracy (SPhase)	I_{OUT} = 0 A; R _G = 1.3 kΩ; VID > 1.000 V	-0.5		0.5	%
k _{SVID}	V _{OUT} accuracy (SPriase)	I_{OUT} = 0 A; R _G = 1.3 kΩ; VID > 1.000 V; JMODE = ON	-5		5	mV
le le	V goography	VID = 0.8 V to 1 V	-5		5	mV
k _{VID} , k _{SVID}	V _{OUT} accuracy	VID < 0.8 V	-8		8	mV
k _{VOUT}	V _{OUT} accuracy - AMD mode		-20		20	mV
Δ_{DROOP}	LL accuracy (MPhase) 0 to full load	I_{INFOx} = 0; N = 6; R _G = 540 Ω; R _{FB} = 1.108 kΩ	-3		2	μА
	to full load	The same as above, I _{INFOx} = 20 μA	-4.5		4.5	μΑ



Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
4	LL accuracy (SPhase) 0	I_{SCSN} = 0; R_G = 1.3 $k\Omega$	-1.75		1	μА
$\Delta_{\sf SDROOP}$	to full load	I_{SCSN} = 20 μA; R_G = 1.3 kΩ	-1		1	μА
k _{IMON}	IMON accuracy (MPhase)	I_{INFOx} = 0 μA; N = 6; R _G = 540 Ω; R _{FB} = 1.108 kΩ	0		0.75	μА
		Same as above, I _{INFOx} = 20 μA	-4.5		4.5	μА
b	SIMON accuracy	I_{SCSN} = 0 μA; R_G = 1.3 k Ω	0		0.5	μА
k _{SIMON}	(SPhase)	I_{SCSN} = 20 μA; R_G = 1.3 k Ω	-1		1	μА
A ₀	EA DC Gain ⁽¹⁾			100		dB
SR	Slew rate ⁽¹⁾	COMP to SGND = 10 pF		20		V/μs
	Slew rate fast	Multi-phase section	20			mV/μs
DVID - Intel	Slew rate slow	ividiti-priase section	5			mV/μs
CPU mode	Slew rate fast	Single-phase section	10			
	Slew rate slow	Single-phase section	2.5			
DVID - Intel	Slew rate fast	Multi-phase section	10			mV/μs
DDR mode	Slew rate slow	ividiti-priase section	2.5			mV/μs
DVID - AMD mode	Slew rate	Both sections		5		mV/μs
IMON ADC	GetReg(15h)	V(IMON) = 0.992 V		CC		Hex
IIVION ADC	Accuracy	V(IIVON) = 0.992 V	C0		CF	Hex
PWM output	s and ENDRV					
PWMx,	Output high	I = 1 mA		5		V
SPWM	Output low	I = -1 mA			0.2	V
I _{PWM1}	Test current	Sourced from pin, EN = 0.		10		μА
I _{PWM2}	Test current			0		μА
I _{PWMx, SPWM}	Test current	Sourced from pin, EN = 0.		-10		μА
ENDRV	Voltage low	I _{ENDRV} = -4 mA; both sections			0.4	V
Protection (k	ooth sections)					
OVP	Overvoltage protection	VSEN rising; wrt VID	100		200	mV
UVP	Undervoltage protection	VSEN falling; wrt VID; VID > 500 mV	-525		-375	mV
FBR DISC	FB disconnection	V _{CS-} rising, above VSEN/SVSEN	650	700	750	mV
FBG DISC	FBG disconnection	FBR input wrt VID	950	1000	1050	mV
VR_RDY, SVR_RDY	Voltage low	I _{SINK} = -4 mA			0.4	V
V _{OC_TOT}	OC threshold, MPhase	V _{ILIM} rising, to GND		2.5		V
V _{SOC_TOT}	OC threshold, SPhase	V _{SIMON} rising, to GND		1.55		V



Table 5. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{OC_TH}	Constant current ⁽¹⁾	MPhase only		35		μΑ
VR_HOT	Voltage low	I _{SINK} = -4 mA			13	Ω
Gate drive c	ontrol					
	Max. current	Any PS.		200		mA
GDC	Impedance	PS00h (GDC = VCC12)		6		Ω
	Impedance	> PS00h; (GDC = VCC5)		6		Ω

^{1.} Guaranteed by design, not subject to test.

4 Device configuration and pin-strapping tables

The L6751C device features a universal serial data bus fully compliant with Intel VR12/IMVP7 Protocol rev 1.5, document #456098 and AMD SVI specifications, document #40182. To guarantee proper device and CPU operation, refer to these documents for bus design, layout guidelines and any additional information required for the bus architecture. Different platforms may require different pull-up impedance on the SVI bus. Impedance matching and spacing among SVI bus lines must be followed.

The controller configures itself automatically upon detection of different pin-strappings which are monitored at the IC power-up. See *Table 6*, *8*, *9*, *Table 10 on page 23*, and *Table 11 on page 24* for details.

4.1 JMode


When enabled, multi-phase acts as if in DDR mode, while single-phase is an independent regulator with 0.75 V fixed reference (load-line disabled - TM can be used as enable for the single-phase).

Output voltage higher than the internal reference may be achieved by adding a proper resistor divider (R_A, R_B - see *Figure 4*). To maintain precision in output voltage regulation, it is recommended to provide both SFBR and SRGND with the same divider.

Equation 1

$$V_{OUT} = 0.750 \cdot \frac{R_A + R_B}{R_B}$$





4.2 Programming Hi-Z level

The L6751C is able to manage different levels for Hi-Z on PWMx guaranteeing flexibility in driving different external drivers as well as DrMOS ICs.

After EN assertion and before soft-start, the device uses PWM1 and PWM2 to detect the driver/DrMOS connected in order to program the suitable Hi-Z level of PWMx signals. During regulation, the Hi-Z level is used to force the external MOSFETs in high impedance state.

- PWM1 sources a constant 10 μA current, if its voltage results higher than 2.8 V, Hi-Z level used during the regulation is 1.4 V, if lower, PWM2 information is used.
- PWM2 is kept in Hi-Z, if its voltage results higher than 2 V, Hi-Z level used during the regulation is 2 V, if lower, 1.6 V.

An external resistor divider can be placed on PWM1 and PWM2 to force the detection of the correct Hi-Z level. They must be designed considering the external driver/DrMOS selected and the Hi-Z level requested.

	SVI address DROOP (see <i>Table 8</i>)		IMAX / SIMAX	BOOT / TMAX	DPM
VR12	0000b	Enabled.			
VR12 ⁽¹⁾ ()	0010b 0100b	MPhase: as per <i>Table 9</i> . SPhase: disabled	See Table 8	See Table 10	Supported
AMD	n/a	MPhase: enabled. SPhase: as per <i>Table 9</i> .	Ignored	TMAX ⁽²⁾ supported	

Table 6. Device configuration

Table 7. Phase number programming

		ппо поппо регод	•			
PHASE #	PWM1 to PWM3	PWM4 PWM5 PWM6				
3	To driver		1 k Ω to VCC5			
4	To d	river	1 kΩ to	VCC5		
5		To driver 1 kΩ to VCC5				
6		To driver				

^{1.} In DDR mode, single-phase reference is multi-phase V_{OUT}/2 (JMode disabled).

^{2.} Refer to Table 10 and choose any of the resistor combinations leading to the desired TNMAX. Other settings are ignored.

Table 8. IMAX, SIMAX pinstrapping⁽¹⁾

		Table 6. IWAX, SIWAX	IMAX / SIMAX	
Rdown [k Ω]	Rup [k Ω]	(2)	SIMA	X [A]
		IMAX [A] ⁽²⁾	GFX	VSA/DDR
10	1.5		40	29
10	2.7	N 05 + 50	35	21
22	6.8	N · 25 + 56	30	13
10	3.6		25	5
27	11		40	29
12	5.6	N 25 49	35	21
82	43	N · 25 + 48	30	13
13	7.5		25	5
56	36		40	29
18	13	N · 25 + 40	35	21
15	12	N · 25 + 40	30	13
18	16		25	5
15	14.7		40	29
10	11	N · 25 + 32	35	21
18	22	N · 25 + 32	30	13
56	75		25	5
10	15		40	29
12	20	N · 25 + 24	35	21
12	22.6	N · 25 + 24	30	13
39	82		25	5
47	110		40	29
10	27	N · 25 + 16	35	21
22	68	N · 25 + 10	30	13
10	36		25	5
18	75		40	29
15	75	N · 25 + 8	35	21
10	59	14 · ∠3 ⊤ 0	30	13
10	75		25	5
10	100		40	29
10	150	N · 25	35	21
10	220	CZ · NI	30	13
10	Open		25	5

^{1.} Recommended values, divider needs to be connected between VCC5 pin and GND.

^{2.} N is the number of phase programmed for the multi-phase section.



Table 9. ADDR pin-strapping⁽¹⁾, ⁽²⁾

			•	ADDR		
Rdown [kΩ]	Rup [kΩ]	ADDR (3)	PMBADDR ⁽⁴⁾	JMode	DROOP multi- phase	DROOP single- phase
10	1.5		CCh			ON
10	2.7		CCh			OFF
22	6.8		C8h			ON
10	3.6	AMD mode n/a ON	OFF			
27	11	AIVID IIIOUE	C4h	II/a	ON	ON
12	5.6		C411			OFF
82	43		C0h			ON
13	7.5		Con			OFF
56	36		- C-L		ON	
18	13		EEh		OFF	
15	12		EAh		ON	
18	16	0100b	EAII	n/a	OFF	OFF
15	14.7	(VR12)	E6h ON	ON	OFF	
10	11		COII		OFF	
18	22		E2h		ON	
56	75		EZII		OFF	
10	15		ECh		ON	
12	20		ECII		OFF	
12	22.6		E8h		ON	
39	82	0010b	COLL	n/a	OFF	OFF
47	110	(VR12)	E4h	II/a	ON	OFF
10	27		<u> </u>		OFF	
22	68		EOh		ON	
10	36		E0h		OFF	
18	75		CCh / 8Ch	ON		F &
15	75		COII / OOII	OFF	ON	BOC VS/
10	59	0000b	C8h / 88h	ON		to VI
10	75	(VR12)	COII / COII	OFF	ON	ding s
10	100		C4h / 84h	ON		According to VBOOT settings (GFX / VSA)
10	150		O411 / O411	OFF		Ac Ac



		ADDR						
Rdown [kΩ]	Rup [kΩ]	ADDR (3)	PMBADDR ⁽⁴⁾	JMode	DROOP multi- phase	DROOP single- phase		
10	220			ON		OOT SA)		
10	Open	0000b (VR12)	C0h / 80h	OFF	ON	According to VBOOT settings (GFX / VSA)		

Table 9. ADDR pin-strapping⁽¹⁾, ⁽²⁾ (continued)

- 1. Recommended values, divider needs to be connected between VCC5 pin and GND.
- 2. In DDR mode, when enabled, droop has 1/4th scaling factor.
- SVI address for multi-phase. Single-phase is further offset by 0001b. In AMD mode, SVI address defaults according to AMD specifications.
- 4. PMBus address for multi-phase (read/write). Single-phase is further offset by 02h. When in VR12 CPU mode, RCOMP = 12.5 k Ω to GND, select between Cxh (Open) and 8xh (if installed) PMBus address.

Table 10. BOOT / TMAX pin-strapping⁽¹⁾, ⁽²⁾

Rdown	Rup	BOOT - Intel address 0000b ⁽³⁾			Intel address 0010b, 0100b ⁽³⁾						
[kΩ]	[kΩ]	Multi- phase	Single- phase	Link rest	JMode	VBOOT	Link rest	TMAX [C]			
10	1.5							130			
10	2.7	1,000.\/	0.000 V	32 μsec			32 μsec	120			
22	6.8	1.000 V	VSA	(debug)			(debug)	110			
10	3.6				ON	1.500 V		100			
27	11		1.000 V		ON 1.	1.500 V		130			
12	5.6	1.000 V		1.000 V	1.000 V	1.000 V 32 μs	1.000 V	32 μsec			10 μsec
82	43	1.000 V	VSA	(debug)			(functional)	110			
13	7.5							100			
56	36							130			
18	13	0.000 V	1.100 V	10 μsec			32 μsec	120			
15	12	0.000 V	VSA	(functional)			(debug)	110			
18	16				ON	1.350 V		100			
15	14.7				ON	1.330 V		130			
10	11	0.000 \/	1.000 V	10 μsec			10 μsec	120			
18	22	0.000 V	0.000 V VSA (functional))(I) V	VSA (functional)	VSA (functional)	(functional)	110			
56	75							100			



Table 10. BOOT / TMAX pin-strapping⁽¹⁾, ⁽²⁾ (continued)

Rdown	Rup [kΩ]	BOOT - Intel address 0000b ⁽³⁾			Intel address 0010b, 0100b ⁽³⁾			
[kΩ]		Multi- phase	Single- phase	Link rest	JMode	VBOOT	Link rest	TMAX [C]
10	15							130
12	20	0.000 V	0.900 V	10 μsec			32 μsec	120
12	22.6	0.000 V	VSA (fu	(functional)	OFF	1.500 V	(debug)	110
39	82							100
47	110	0.000 V	1.000 V GFX	32 μsec (debug)			10 μsec (functional)	130
10	27							120
22	68							110
10	36							100
18	75		1.000 V GFX	32 μsec (debug)	OFF	1.350 V	32 μsec (debug)	130
15	75	- 1.000 V						120
10	59							110
10	75							100
10	100	0.000 V	0.000 V GFX	10 μsec (functional)			10 μsec (functional)	130
10	150							120
10	220							110
10	Open							100

- 1. Recommended values, divider needs to be connected between VCC5 pin and GND.
- 2. BOOT is ignored in AMD mode, only TMAX is operative.
- 3. Operative mode defined by ADDR pin. See *Table* 9 for details.

Table 11. DPM pin-strapping⁽¹⁾

Pdown [kO]	Rup [kΩ]	DPM1-3 ⁽²⁾ , ⁽³⁾			DPM4-6 ⁽²⁾ , ⁽³⁾		
Rdown [kΩ]		DPM12	DPM23	GDC0	DPM34	DPM46	GDC1
10	1.5	16 A	+20 A	1	+30 A	+22 A	1
10	2.7			0			0
22	6.8		+16 A	1		+14 A	1
10	3.6			0			0
27	11		+10 A	1		+8 A	1
12	5.6			0			0
82	43		+6 A	1		DPM OFF	1
13	7.5			+0 A −	0		DEIWI OFF

Table 11. DPM pin-strapping⁽¹⁾ (continued)

Rdown [kΩ]	Rup [kΩ]	DPM1-3 ⁽²⁾ , ⁽³⁾			DPM4-6 ⁽²⁾ , ⁽³⁾		
		DPM12	DPM23	GDC0	DPM34	DPM46	GDC1
56	36	12 A	+20 A	1	+22 A	+22 A	1
18	13			0			0
15	12		+16 A	1		+14 A	1
18	16			0			0
15	14.7		+10 A	1		+8 A	1
10	11			0			0
18	22		+6 A	1		DPM OFF	1
56	75			0			0
10	15	8 A	120.4	1	+14 A	+22 A	1
12	20		+20 A	0			0
12	22.6		140 A	1		+14 A	1
39	82		+16 A	0			0
47	110		+10 A	1		+8 A	1
10	27			0			0
22	68		+6 A	1		DPM OFF	1
10	36			0			0
18	75	OFF (12 A) ⁽⁴⁾	+20 A	1	+8 A	+22 A	1
15	75			0			0
10	59		+16 A	1		+14 A	1
10	75		7 10 A	0			0
10	100		+10 A	1		+8 A	1
10	150			0			0
10	220		+6 A	1		DPM OFF ⁽⁵⁾	1
10	Open			0			0

^{1.} Suggested values, divider needs to be connected between VCC5 pin and GND.

^{2.} Transition threshold specified as delta with respect to previous step (DPM23 is wrt DPM12).

GDC threshold is defined by combining GDC0 and GDC1 bits defined between the two different pin-strappings DPM1-3 and DPM4-6. See Table 12 for details.

^{4.} Transition between 1Phase and 2Phase operation is set to 12 A but disabled in PS00h.

Dynamic phase management disabled, IC always working at maximum possible number of phases except from when in >PS00h when transitioning between 1Phase and 2Phase at 12 A.