## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## 2 A step-down switching regulator

## Datasheet - production data



## Features

- 2 A DC output current
- 4.5 V to 28 V input voltage
- Output voltage adjustable from 0.6 V
- 250 kHz switching frequency, programmable up to 1 MHz
- Internal soft-start and enable
- Low dropout operation: 100\% duty cycle
- Voltage feed-forward
- Zero load current operation
- Overcurrent and thermal protection
- VFQFPN $3 \times 3-8 L$ and HSOP8 package


## Applications

- Consumer:
- STB, DVD, DVD recorder, car audio, LCD TV and monitors
- Industrial:
- PLD, PLA, FPGA, chargers
- Networking: XDSL, modems, DC-DC modules
- Computer:
- Optical storage, hard disk drive, printers, audio/graphic cards
- LED driving


## Description

The L7980 device is a step-down switching regulator with a 2.5 A (minimum) current limited embedded Power MOSFET, so it is able to deliver up to 2 A current to the load depending on the application conditions.

The input voltage can range from 4.5 V to 28 V , while the output voltage can be set starting from 0.6 V to $\mathrm{V}_{\mathrm{IN}}$.

Requiring a minimum set of external components, the device includes an internal 250 kHz switching frequency oscillator that can be externally adjusted up to 1 MHz .

The QFN and the HSOP packages with exposed pad allow reducing the $\mathrm{R}_{\text {thJA }}$ down to $60^{\circ} \mathrm{C} / \mathrm{W}$ and $40^{\circ} \mathrm{C} / \mathrm{W}$ respectively.

Figure 1. Application circuit


## Contents

1 Pin settings ..... 4
1.1 Pin connection ..... 4
1.2 Pin description ..... 4
2 Maximum ratings ..... 5
3 Thermal data ..... 5
4 Electrical characteristics ..... 6
5 Functional description ..... 8
5.1 Oscillator and synchronization ..... 9
5.2 Soft-start ..... 11
5.3 Error amplifier and compensation ..... 12
5.4 Overcurrent protection ..... 12
5.5 Enable function ..... 14
5.6 Hysteretic thermal shutdown ..... 14
6 Application informations ..... 15
6.1 Input capacitor selection ..... 15
6.2 Inductor selection ..... 16
6.3 Output capacitor selection ..... 17
6.4 Compensation network ..... 19
6.4.1 Type III compensation network ..... 20
6.4.2 Type II compensation network ..... 23
6.5 Thermal considerations ..... 27
6.6 Layout considerations ..... 28
6.7 Application circuit ..... 30
7 Application ideas ..... 34
7.1 Positive buck-boost ..... 34
7.2 Inverting buck-boost ..... 36
8 Package information ..... 38
$9 \quad$ Order codes ..... 41
10 Revision history ..... 41

## 1 Pin settings

### 1.1 Pin connection

Figure 2. Pin connection (top view)


### 1.2 Pin description

Table 1. Pin description

| No. | Type | Description |
| :---: | :---: | :--- |
| 1 | OUT | Regulator output |
| 2 | SYNCH | Master/slave synchronization. When it is left floating, a signal with <br> a phase shift of half a period respect to the power turn on is present at <br> the pin. When connected to an external signal at a frequency higher than <br> the internal one, then the device is synchronized by the external signal, <br> with zero phase shift. <br> Connecting together the SYNCH pin of two devices, the one with higher <br> frequency works as master and the other one as slave; so the two <br> powers turn on have a phase shift of half a period. |
| 3 | EN | A logical signal (active high) enable the device. With EN higher than <br> 1.2 V the device is ON and with EN is lower than 0.3 V the device is OFF. |
| 4 | COMP | Error amplifier output to be used for loop frequency compensation |
| 5 | FB | Feedback input. Connecting the output voltage directly to this pin the <br> output voltage is regulated at 0.6 V. To have higher regulated voltages an <br> external resistor divider is required from Vout to the FB pin. |
| 6 | Fsw | The switching frequency can be increased connecting an external <br> resistor from the FSW pin and ground. If this pin is left floating the device <br> works at its free-running frequency of 250 kHz. |
| 7 | GND | Ground |
| 8 | VCC | Unregulated DC input voltage |

## 2 Maximum ratings

Table 2. Absolute maximum ratings

| Symbol | Par |  | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Vcc | Input voltage |  | 30 | V |
| OUT | Output DC voltage |  | -0.3 to $\mathrm{V}_{\mathrm{CC}}$ |  |
| $\mathrm{F}_{\text {SW }}$, COMP, SYNCH | Analog pin |  | -0.3 to 4 |  |
| EN | Enable pin |  | -0.3 to $\mathrm{V}_{\mathrm{CC}}$ |  |
| FB | Feedback voltage |  | -0.3 to 1.5 |  |
| $\mathrm{P}_{\text {TOT }}$ | Power dissipation at $\mathrm{T}_{\mathrm{A}}<60^{\circ} \mathrm{C}$ | VFQFPN | 1.5. | W |
|  |  | HSOP | 2 |  |
| TJ | Junction temperature range |  | -40 to 150 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range |  | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |

## 3 Thermal data

Table 3. Thermal data

| Symbol | Parameter |  | Value | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{R}_{\text {thJA }}$ | Maximum thermal resistance <br> junction ambient${ }^{(1)}$ | VFQFPN | 60 | $\mathrm{C} / \mathrm{W}$ |
|  | HSOP | 40 |  |  |

1. Package mounted on demonstration board.

## 4 Electrical characteristics

$\mathrm{T}_{\mathrm{J}}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}=12 \mathrm{~V}$, unless otherwise specified.
Table 4. Electrical characteristics

| Symbol | Parameter | Test condition | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{V}_{\mathrm{CC}}$ | Operating input voltage range | (1) | 4.5 |  | 28 |  |
| $\mathrm{V}_{\text {CCON }}$ | Turn on $\mathrm{V}_{\text {CC }}$ threshold | (1) |  |  | 4.4 | V |
| $\mathrm{V}_{\text {CCHYS }}$ | $\mathrm{V}_{\mathrm{CC}}$ UVLO hysteresis | (1) | 0.12 |  | 0.35 |  |
| $\mathrm{R}_{\text {DSON }}$ | MOSFET on resistance |  |  | 160 | 180 | $\mathrm{m} \Omega$ |
|  |  | (1) |  | 160 | 250 |  |
| ILIM | Maximum limiting current |  | 2.5 | 3.0 | 3.5 | A |
| Oscillator |  |  |  |  |  |  |
| $\mathrm{F}_{\text {SW }}$ | Switching frequency |  | 225 | 250 | 275 | KHz |
|  |  | (1) | 220 |  | 275 |  |
| $\mathrm{V}_{\text {FSW }}$ | FSW pin voltage |  |  | 1.254 |  | V |
| D | Duty cycle |  | 0 |  | 100 | \% |
| $\mathrm{F}_{\text {ADJ }}$ | Adjustable switching frequency | $\mathrm{R}_{\mathrm{FSW}}=33 \mathrm{k} \Omega$ |  | 1000 |  | KHz |
| Dynamic characteristics |  |  |  |  |  |  |
| $V_{F B}$ | Feedback voltage | $4.5 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<28 \mathrm{~V}^{(1)}$ | 0.593 | 0.6 | 0.607 | V |
| DC characteristics |  |  |  |  |  |  |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent current | Duty cycle $=0, \mathrm{~V}_{\mathrm{FB}}=0.8 \mathrm{~V}$ |  |  | 2.4 | mA |
| $\mathrm{I}_{\text {QST-BY }}$ | Total standby quiescent current |  |  | 20 | 30 | $\mu \mathrm{A}$ |
| Enable |  |  |  |  |  |  |
|  | EN threshold voltage | Device OFF level |  |  | 0.3 | V |
|  |  | Device ON level | 1.2 |  |  |  |
|  | EN current | $\mathrm{EN}=\mathrm{V}_{\text {CC }}$ |  | 7.5 | 10 | $\mu \mathrm{A}$ |
| Soft-start |  |  |  |  |  |  |
| $\mathrm{T}_{S S}$ | Soft-start duration | FSW pin floating | 7.4 | 8.2 | 9.1 | ms |
|  |  | $\mathrm{F}_{\text {SW }}=1 \mathrm{MHz}, \mathrm{R}_{\mathrm{FSW}}=33 \mathrm{k} \Omega$ |  | 2 |  |  |
| Error amplifier |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{CH}}$ | High level output voltage | $\mathrm{V}_{\mathrm{FB}}<0.6 \mathrm{~V}$ | 3 |  |  | V |
| $\mathrm{V}_{\mathrm{CL}}$ | Low level output voltage | $\mathrm{V}_{\mathrm{FB}}>0.6 \mathrm{~V}$ |  |  | 0.1 |  |
| I O SOURCE | Source COMP pin | $\mathrm{V}_{\mathrm{FB}}=0.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMP}}=1 \mathrm{~V}$ |  | 17 |  | mA |

Table 4. Electrical characteristics (continued)

| Symbol | Parameter | Test condition | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| Io SINK | Sink COMP pin | $\mathrm{V}_{\mathrm{FB}}=0.7 \mathrm{~V}, \mathrm{~V}_{\mathrm{COMP}}=1 \mathrm{~V}$ |  | 25 |  | mA |
| $\mathrm{G}_{V}$ | Open loop voltage gain | (2) |  | 100 |  | dB |
| Synchronization function |  |  |  |  |  |  |
|  | High input voltage |  | 2 |  | 3.3 | V |
|  | Low input voltage |  |  |  | 1 |  |
|  | Slave sink current | $\mathrm{V}_{\text {SYNCH }}=2.9 \mathrm{~V}$ |  | 0.7 | 0.9 | mA |
|  | Master output amplitude | $\mathrm{I}_{\text {SOURCE }}=4.5 \mathrm{~mA}$ | 2.0 |  |  | V |
|  | Output pulse width | SYNCH floating |  | 110 |  | ns |
|  | Input pulse width |  | 70 |  |  |  |
| Protection |  |  |  |  |  |  |
| $\mathrm{T}_{\text {SHDN }}$ | Thermal shutdown |  |  | 150 |  | ${ }^{\circ} \mathrm{C}$ |
|  | Hysteresis |  |  | 30 |  |  |

1. Specification referred to $\mathrm{T}_{J}$ from -40 to $+125^{\circ} \mathrm{C}$. Specification in the -40 to $+125^{\circ} \mathrm{C}$ temperature range are assured by
design, characterization and statistical correlation. design, characterization and statistical correlation.
2. Guaranteed by design.

## 5 Functional description

The L7980 device is based on a "voltage mode", constant frequency control. The output voltage $\mathrm{V}_{\text {OUT }}$ is sensed by the feedback pin (FB) compared to an internal reference ( 0.6 V ) providing an error signal that, compared to a fixed frequency sawtooth, controls the on and off time of the power switch.

The main internal blocks are shown in the block diagram in Figure 3. They are:

- A fully integrated oscillator that provides sawtooth to modulate the duty cycle and the synchronization signal. Its switching frequency can be adjusted by an external resistor. The voltage and frequency feed forward are implemented.
- The soft-start circuitry to limit inrush current during the start-up phase.
- The voltage mode error amplifier
- The pulse width modulator and the relative logic circuitry necessary to drive the internal power switch.
- The high-side driver for embedded P-channel Power MOSFET switch.
- The peak current limit sensing block, to handle overload and short-circuit conditions.
- A voltage regulator and internal reference. It supplies internal circuitry and provides a fixed internal reference.
- A voltage monitor circuitry (UVLO) that checks the input and internal voltages.
- A thermal shutdown block, to prevent thermal runaway.

Figure 3. Block diagram


### 5.1 Oscillator and synchronization

Figure 4 shows the block diagram of the oscillator circuit. The internal oscillator provides a constant frequency clock. Its frequency depends on the resistor externally connect to the FSW pin. In case the FSW pin is left floating the frequency is 250 kHz ; it can be increased as shown in Figure 6 by external resistor connected to ground.

To improve the line transient performance, keeping the PWM gain constant versus the input voltage, the voltage feed forward is implemented by changing the slope of the sawtooth according to the input voltage change (see Figure 5.a).

The slope of the sawtooth also changes if the oscillator frequency is increased by the external resistor. In this way a frequency feed forward is implemented (Figure 5.b) in order to keep the PWM gain constant versus the switching frequency (see Section 6.4 on page 19 for PWM gain expression).

On the SYNCH pin the synchronization signal is generated. This signal has a phase shift of $180^{\circ}$ with respect to the clock. This delay is useful when two devices are synchronized connecting the SYNCH pin together. When SYNCH pins are connected, the device with higher oscillator frequency works as the master, so the slave device switches at the frequency of the master but with a delay of half a period. This minimizes the RMS current flowing through the input capacitor (see the L5988D datasheet).

Figure 4. Oscillator circuit block diagram


The device can be synchronized to work at higher frequency feeding an external clock signal. The synchronization changes the sawtooth amplitude, changing the PWM gain (Figure 5.c). This changing has to be taken into account when the loop stability is studied. To minimize the change of the PWM gain, the free running frequency should be set (with a resistor on the FSW pin) only slightly lower than the external clock frequency. This preadjusting of the frequency will change the sawtooth slope in order to get negligible the truncation of sawtooth, due to the external synchronization.

Figure 5. Sawtooth: voltage and frequency feed forward; external synchronization


Figure 6. Oscillator frequency versus FSW pin resistor


### 5.2 Soft-start

The soft-start is essential to assure a correct and safe startup of the step-down converter. It avoids inrush current surge and makes the output voltage increases monothonically.

The soft-start is performed by a staircase ramp on the non inverting input ( $\mathrm{V}_{\mathrm{REF}}$ ) of the error amplifier. So the output voltage slew rate is:

## Equation 1

$$
\mathrm{SR}_{\mathrm{OUT}}=\mathrm{SR}_{\mathrm{VREF}} \cdot\left(1+\frac{\mathrm{R} 1}{\mathrm{R} 2}\right)
$$

where $S R_{V R E F}$ is the slew rate of the non inverting input, while $R 1$ and $R 2$ is the resistor divider to regulate the output voltage (see Figure 7). The soft-start stair case consists of 64 steps of 9.5 mV each one, from 0 V to 0.6 V . The time base of one step is of 32 clock cycles. So the soft-start time and then the output voltage slew rate depend on the switching frequency.

Figure 7. Soft-start scheme


Soft-start time results:

## Equation 2

$$
\mathrm{SS}_{\text {TIME }}=\frac{32 \cdot 64}{\text { FSW }}
$$

For example with a switching frequency of 250 kHz the $\mathrm{SS}_{\text {TIME }}$ is 8 ms .

### 5.3 Error amplifier and compensation

The error amplifier ( $E / A$ ) provides the error signal to be compared with the sawtooth to perform the pulse width modulation. Its non inverting input is internally connected to a 0.6 V voltage reference, while its inverting input (FB) and output (COMP) are externally available for feedback and frequency compensation. In this device the error amplifier is a voltage mode operational amplifier so with high DC gain and low output impedance.

The uncompensated error amplifier characteristics are the following:
Table 5. Uncompensated error amplifier characteristics

| Parameter | Value |
| :---: | :---: |
| Low frequency gain | 100 dB |
| GBWP | 4.5 MHz |
| Slew rate | $7 \mathrm{~V} / \mu \mathrm{s}$ |
| Output voltage swing | 0 to 3.3 V |
| Maximum source/sink current | $17 \mathrm{~mA} / 25 \mathrm{~mA}$ |

In continuous conduction mode (CCM), the transfer function of the power section has two poles due to the LC filter and one zero due to the ESR of the output capacitor. Different kinds of compensation networks can be used depending on the ESR value of the output capacitor. In case the zero introduced by the output capacitor helps to compensate the double pole of the LC filter a type II compensation network can be used. Otherwise, a type III compensation network has to be used (see Section 6.4 on page 19 for details about the compensation network selection).

Anyway the methodology to compensate the loop is to introduce zeros to obtain a safe phase margin.

### 5.4 Overcurrent protection

The L7980 device implements the overcurrent protection sensing current flowing through the Power MOSFET. Due to the noise created by the switching activity of the Power MOSFET, the current sensing is disabled during the initial phase of the conduction time. This avoids an erroneous detection of a fault condition. This interval is generally known as "masking time" or "blanking time". The masking time is about 200 ns.
When the overcurrent is detected, two different behaviors are possible depending on the operating condition.

1. Output voltage in regulation. When the overcurrent is sensed, the Power MOSFET is switched off and the internal reference ( $\mathrm{V}_{\mathrm{REF}}$ ), that biases the non inverting input of the error amplifier, is set to zero and kept in this condition for a soft-start time ( $T_{\text {SS }}, 2048$ clock cycles). After this time, a new soft-start phase takes place and the internal reference begins ramping (see Figure 8.a).
2. Soft-start phase. If the overcurrent limit is reached the Power MOSFET is turned off implementing the pulse by pulse overcurrent protection. During the soft-start phase, under overcurrent condition, the device can skip pulses in order to keep the output current constant and equal to the current limit. If at the end of the "masking time" the current is higher than the overcurrent threshold, the Power MOSFET is turned off and it will skip one pulse. If, at the next switching on at the end of the "masking time" the
current is still higher than the threshold, the device will skip two pulses. This mechanism is repeated and the device can skip up to seven pulses. While, if at the end of the "masking time" the current is lower than the overcurrent threshold, the number of skipped cycles is decreased of one unit. At the end of soft-start phase the output voltage is in regulation and if the overcurrent persists the behavior explained above takes place (see Figure 8.b).

So the overcurrent protection can be summarized as an "hiccup" intervention when the output is in regulation and a constant current during the soft-start phase. If the output is shorted to ground when the output voltage is on regulation, the overcurrent is triggered and the device starts cycling with a period of 2048 clock cycles between "hiccup" (Power MOSFET off and no current to the load) and "constant current" with very short on-time and with reduced switching frequency (up to one eighth of normal switching frequency). See Figure 32 on page 33 for short-circuit behavior.

Figure 8. Overcurrent protection strategy


### 5.5 Enable function

The enable feature allows to put in standby mode the device. With the EN pin lower than 0.3 V the device is disabled and the power consumption is reduced to less than $30 \mu \mathrm{~A}$. With the EN pin lower than 1.2 V , the device is enabled. If the EN pin is left floating, an internal pull down ensures that the voltage at the pin reaches the inhibit threshold and the device is disabled. The pin is also $\mathrm{V}_{\mathrm{CC}}$ compatible.

### 5.6 Hysteretic thermal shutdown

The thermal shutdown block generates a signal that turns off the power stage if the junction temperature goes above $150^{\circ} \mathrm{C}$. Once the junction temperature goes back to about $130{ }^{\circ} \mathrm{C}$, the device restarts in normal operation. The sensing element is very close to the PDMOS area, so ensuring an accurate and fast temperature detection.

## 6 Application informations

### 6.1 Input capacitor selection

The capacitor connected to the input has to be capable to support the maximum input operating voltage and the maximum RMS input current required by the device. The input capacitor is subject to a pulsed current, the RMS value of which is dissipated over its ESR, affecting the overall system efficiency.
So the input capacitor must have an RMS current rating higher than the maximum RMS input current and an ESR value compliant with the expected efficiency.

The maximum RMS input current flowing through the capacitor can be calculated as:

## Equation 3

$$
I_{R M S}=I_{O} \cdot \sqrt{D-\frac{2 \cdot D^{2}}{\eta}+\frac{D^{2}}{\eta^{2}}}
$$

Where $I_{O}$ is the maximum DC output current, $D$ is the duty cycle, $\eta$ is the efficiency. Considering $\eta=1$, this function has a maximum at $D=0.5$ and it is equal to $I_{O} / 2$.
In a specific application the range of possible duty cycles has to be considered in order to find out the maximum RMS input current. The maximum and minimum duty cycles can be calculated as:

## Equation 4

$$
\mathrm{D}_{\mathrm{MAX}}=\frac{\mathrm{V}_{\text {OUT }}+\mathrm{V}_{\mathrm{F}}}{\mathrm{~V}_{\text {INMIN }}-\mathrm{V}_{\mathrm{SW}}}
$$

and

## Equation 5

$$
\mathrm{D}_{\text {MIN }}=\frac{\mathrm{V}_{\mathrm{OUT}}+\mathrm{V}_{\mathrm{F}}}{V_{\text {INMAX }}-V_{\mathrm{SW}}}
$$

Where $V_{F}$ is the forward voltage on the freewheeling diode and $V_{S W}$ is voltage drop across the internal PDMOS.
The peak to peak voltage across the input capacitor can be calculated as:

## Equation 6

$$
V_{P P}=\frac{I_{O}}{C_{I N} \cdot F_{S W}} \cdot\left[\left(1-\frac{D}{\eta}\right) \cdot D+\frac{D}{\eta} \cdot(1-D)\right]+E S R \cdot I_{O}
$$

where $E S R$ is the equivalent series resistance of the capacitor.

Given the physical dimension, ceramic capacitors can meet well the requirements of the input filter sustaining a higher input RMS current than electrolytic / tantalum types. In this case the equation of $\mathrm{C}_{\mathrm{IN}}$ as a function of the target $\mathrm{V}_{\mathrm{PP}}$ can be written as follows:

## Equation 7

$$
C_{I N}=\frac{I_{\mathrm{O}}}{V_{P P} \cdot F_{S W}} \cdot\left[\left(1-\frac{D}{\eta}\right) \cdot D+\frac{D}{\eta} \cdot(1-D)\right]
$$

neglecting the small ESR of ceramic capacitors.
Considering $\eta=1$, this function has its maximum in $D=0.5$, thus, given the maximum peak to peak input voltage ( $\mathrm{V}_{\mathrm{PP}}$ MAX ), the minimum input capacitor ( $\mathrm{C}_{\mathrm{IN} \_M I N}$ ) value is:

## Equation 8

$$
\mathrm{C}_{\mathrm{IN}_{-} \mathrm{MIN}}=\frac{\mathrm{I}_{\mathrm{O}}}{2 \cdot \mathrm{~V}_{\mathrm{PP}_{-} M A X} \cdot \mathrm{~F}_{\mathrm{SW}}}
$$

Typically $C_{I N}$ is dimensioned to keep the maximum peak-peak voltage in the order of $1 \%$ of $V_{\text {InMAX }}$

In Table 6 some multi layer ceramic capacitors suitable for this device are reported:
Table 6. Input MLCC capacitors

| Manufacture | Series | Cap value ( $\mu \mathbf{F})$ | Rated voltage (V) |
| :---: | :---: | :---: | :---: |
| Taiyo Yuden | UMK325BJ106MM-T | 10 | 50 |
|  | GMK325BJ106MN-T | 10 | 35 |
| Murata | GRM32ER71H475K | 4.7 | 50 |

A ceramic bypass capacitor, as close to the VCC and GND pins as possible, so that additional parasitic ESR and ESL are minimized, is suggested in order to prevent instability on the output voltage due to noise. The value of the bypass capacitor can go from 100 nF to $1 \mu \mathrm{~F}$.

### 6.2 Inductor selection

The inductance value fixes the current ripple flowing through the output capacitor. So the minimum inductance value in order to have the expected current ripple has to be selected. The rule to fix the current ripple value is to have a ripple at $20 \%-40 \%$ of the output current. In the continuous current mode (CCM), the inductance value can be calculated by Equation 9:

## Equation 9

$$
\Delta I_{\mathrm{L}}=\frac{\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\mathrm{OUT}}}{\mathrm{~L}} \cdot \mathrm{~T}_{\mathrm{ON}}=\frac{\mathrm{V}_{\mathrm{OUT}}+\mathrm{V}_{\mathrm{F}}}{\mathrm{~L}} \cdot \mathrm{~T}_{\mathrm{OFF}}
$$

Where $T_{\text {ON }}$ is the conduction time of the internal high-side switch and $T_{\text {OFF }}$ is the conduction time of the external diode [in CCM, $\mathrm{F}_{\mathrm{SW}}=1 /\left(\mathrm{T}_{\mathrm{ON}}+\mathrm{T}_{\mathrm{OFF}}\right)$ ]. The maximum current ripple, at fixed Vout, is obtained at maximum $\mathrm{T}_{\text {OFF }}$ that is at minimum duty cycle (see Section 6.1 to calculate minimum duty).

So fixing $\Delta \mathrm{I}_{\mathrm{L}}=20 \%$ to $30 \%$ of the maximum output current, the minimum inductance value can be calculated:

## Equation 10

$$
\mathrm{L}_{\mathrm{MIN}}=\frac{\mathrm{V}_{\mathrm{OUT}}+\mathrm{V}_{\mathrm{F}}}{\Delta \mathrm{I}_{\mathrm{MAX}}} \cdot \frac{1-\mathrm{D}_{\mathrm{MIN}}}{\mathrm{~F}_{\mathrm{SW}}}
$$

where $F_{S W}$ is the switching frequency, $1 /\left(\mathrm{T}_{\mathrm{ON}}+\mathrm{T}_{\mathrm{OFF}}\right)$.
For example for $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=24 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=2 \mathrm{~A}$ and $\mathrm{F}_{\mathrm{SW}}=250 \mathrm{kHz}$ the minimum inductance value to have $\Delta \mathrm{I}_{\mathrm{L}}=30 \%$ of $\mathrm{I}_{\mathrm{O}}$ is about $28 \mu \mathrm{H}$.
The peak current through the inductor is given by:

## Equation 11

$$
I_{\mathrm{L}, \mathrm{PK}}=\mathrm{I}_{\mathrm{O}}+\frac{\Delta \mathrm{I}_{\mathrm{L}}}{2}
$$

So if the inductor value decreases, the peak current (that has to be lower than the current limit of the device) increases. The higher is the inductor value, the higher is the average output current that can be delivered, without reaching the current limit.
In Table 7 some inductor part numbers are listed.
Table 7. Inductors

| Manufacturer | Series | Inductor value $(\mu \mathbf{H})$ | Saturation current (A) |
| :---: | :---: | :---: | :---: |
| Coilcraft | MSS1038 | 3.8 to 10 | 3.9 to 6.5 |
|  | MSS1048 | 12 to 22 | 3.84 to 5.34 |
|  | MSS1060 | 22 to 47 | 5 to 6.8 |
| Wurth | PD Type L | 8.2 to 15 | 3.75 to 6.25 |
|  | PD Type M | 2.2 to 4.7 | 4 to 6 |
|  | PD4 Type X | 22 to 47 | 2.6 to 3.5 |
| SUMIDA | CDRH6D226/HP | 1.5 to 3.3 | 3.6 to 5.2 |
|  | CDR10D48MN | 6.6 to 12 | 4.1 to 5.7 |

### 6.3 Output capacitor selection

The current in the capacitor has a triangular waveform which generates a voltage ripple across it. This ripple is due to the capacitive component (charge or discharge of the output capacitor) and the resistive component (due to the voltage drop across its ESR). So the output capacitor has to be selected in order to have a voltage ripple compliant with the application requirements.

The amount of the voltage ripple can be calculated starting from the current ripple obtained by the inductor selection.

## Equation 12

$$
\Delta \mathrm{V}_{\mathrm{OUT}}=\mathrm{ESR} \cdot \Delta \mathrm{I}_{\mathrm{MAX}}+\frac{\Delta \mathrm{I}_{\mathrm{MAX}}}{8 \cdot \mathrm{C}_{\mathrm{OUT}} \cdot \mathrm{f}_{\mathrm{SW}}}
$$

Usually the resistive component of the ripple is much higher than the capacitive one, if the output capacitor adopted is not a multi layer ceramic capacitor (MLCC) with very low ESR value.

The output capacitor is important also for loop stability: it fixes the double LC filter pole and the zero due to its ESR. In Section 6.4, it will be illustrated how to consider its effect in the system stability.

For example with $\mathrm{V}_{\text {OUT }}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=24 \mathrm{~V}, \Delta \mathrm{I}_{\mathrm{L}}=0.6 \mathrm{~A}$ (resulting by the inductor value), in order to have a $\Delta \mathrm{V}_{\text {OUT }}=0.01 \cdot \mathrm{~V}_{\text {OUT }}$, if the multi layer ceramic capacitor are adopted, $10 \mu \mathrm{~F}$ are needed and the ESR effect on the output voltage ripple can be neglected. In case of not negligible ESR (electrolytic or tantalum capacitors), the capacitor is chosen taking into account its ESR value. So in case of 220 with $E S R=50 \mathrm{~m} \Omega$, the resistive component of the drop dominates and the voltage ripple is 33 mV .

The output capacitor is also important to sustain the output voltage when a load transient with high slew rate is required by the load. When the load transient slew rate exceeds the system bandwidth the output capacitor provides the current to the load. So if the high slew rate load transient is required by the application the output capacitor and system bandwidth have to be chosen in order to sustain the load transient.

In Table 8 some capacitor series are listed.
Table 8. Output capacitors

| Manufacturer | Series | Cap value ( $\mu \mathbf{F}$ ) | Rated voltage (V) | ESR (m $\Omega$ ) |
| :---: | :---: | :---: | :---: | :---: |
| MURATA | GRM32 | 22 to 100 | 6.3 to 25 | $<5$ |
|  | GRM31 | 10 to 47 | 6.3 to 25 | $<5$ |
| PANASONIC | ECJ | 10 to 22 | 6.3 | $<5$ |
|  | EEFCD | 10 to 68 | 6.3 | 15 to 55 |
| SANYO | TPA/B/C | 100 to 470 | 4 to 16 | 40 to 80 |
| TDK | C3225 | 22 to 100 | 6.3 | $<5$ |

### 6.4 Compensation network

The compensation network has to assure stability and good dynamic performance. The loop of the L7980 is based on the voltage mode control. The error amplifier is a voltage operational amplifier with high bandwidth. So selecting the compensation network the E/A will be considered as ideal, that is, its bandwidth is much larger than the system one.

The transfer functions of PWM modulator and the output LC filter are studied (see Figure 10). The transfer function of the PWM modulator, from the error amplifier output (COMP pin) to the OUT pin, results:

Equation 13

$$
G_{\mathrm{PW} 0}=\frac{\mathrm{V}_{\mathrm{IN}}}{\mathrm{~V}_{\mathrm{s}}}
$$

where $V_{S}$ is the sawtooth amplitude. As seen in Section 5.1 on page 9, the voltage feed forward generates a sawtooth amplitude directly proportional to the input voltage, that is:

## Equation 14

$$
\mathrm{V}_{\mathrm{S}}=\mathrm{K} \cdot \mathrm{~V}_{\mathrm{IN}}
$$

In this way the PWM modulator gain results constant and equals to:

## Equation 15

$$
G_{\text {PW } 0}=\frac{V_{I N}}{V_{\mathrm{s}}}=\frac{1}{\mathrm{~K}}=13
$$

The synchronization of the device with an external clock provided trough the SYNCH pin can modify the PWM modulator gain (see Section 5.1 to understand how this gain changes and how to keep it constant in spite of the external synchronization).

Figure 9. The error amplifier, the PWM modulation and the LC output filter


The transfer function on the LC filter is given by:

## Equation 16

$$
\mathrm{G}_{\mathrm{LC}}(\mathrm{~s})=\frac{1+\frac{\mathrm{s}}{2 \pi \cdot \mathrm{f}_{\mathrm{zESR}}}}{1+\frac{\mathrm{s}}{2 \pi \cdot \mathrm{Q} \cdot \mathrm{f}_{\mathrm{LC}}}+\left(\frac{\mathrm{s}}{2 \pi \cdot \mathrm{f}_{\mathrm{LC}}}\right)^{2}}
$$

where:

## Equation 17

$$
\mathrm{f}_{\mathrm{LC}}=\frac{1}{2 \pi \cdot \sqrt{L \cdot C_{\text {OUT }}} \cdot \sqrt{1+\frac{E S R}{R_{\text {OUT }}}}}, \quad \mathrm{f}_{\mathrm{zESR}}=\frac{1}{2 \pi \cdot E S R \cdot C_{\mathrm{OUT}}}
$$

## Equation 18

$$
Q=\frac{\sqrt{R_{\text {OUT }} \cdot L \cdot C_{\text {OUT }} \cdot\left(R_{\text {OUT }}+E S R\right)}}{L+C_{\text {OUT }} \cdot R_{\text {OUT }} \cdot E S R}, \quad R_{\text {OUT }}=\frac{V_{\text {OUT }}}{I_{\text {OUT }}}
$$

As seen in Section 5.3 on page 12 two different kind of network can compensate the loop. In the two following paragraph the guidelines to select the Type II and Type III compensation network are illustrated.

### 6.4.1 Type III compensation network

The methodology to stabilize the loop consists of placing two zeros to compensate the effect of the LC double pole, so increasing phase margin; then to place one pole in the origin to minimize the dc error on regulated output voltage; finally to place other poles far away the zero dB frequency.

If the equivalent series resistance (ESR) of the output capacitor introduces a zero with a frequency higher than the desired bandwidth (that is: $2 \pi * E S R * C_{O U T}<1 / B W$ ), the type III compensation network is needed. Multi layer ceramic capacitors (MLCC) have very low ESR (<1 m ), with very high frequency zero, so type III network is adopted to compensate the loop.

In Figure 10 the type III compensation network is shown. This network introduces two zeros ( $\mathrm{f}_{\mathrm{Z} 1}, \mathrm{f}_{\mathrm{Z} 2}$ ) and three poles ( $\mathrm{f}_{\mathrm{P} 0}, \mathrm{f}_{\mathrm{P} 1}, \mathrm{f}_{\mathrm{P} 2}$ ). They are expressed as:

## Equation 19

$$
\mathrm{f}_{\mathrm{Z} 1}=\frac{1}{2 \pi \cdot \mathrm{C}_{3} \cdot\left(\mathrm{R}_{1}+\mathrm{R}_{3}\right)}, \quad \mathrm{f}_{\mathrm{Z} 2}=\frac{1}{2 \pi \cdot \mathrm{R}_{4} \cdot \mathrm{C}_{4}}
$$

Equation 20

$$
\mathrm{f}_{\mathrm{P} 0}=0, \quad \mathrm{f}_{\mathrm{P} 1}=\frac{1}{2 \pi \cdot \mathrm{R}_{3} \cdot \mathrm{C}_{3}}, \quad \mathrm{f}_{\mathrm{P} 2}=\frac{1}{2 \pi \cdot \mathrm{R}_{4} \cdot \frac{\mathrm{C}_{4} \cdot \mathrm{C}_{5}}{\mathrm{C}_{4}+\mathrm{C}_{5}}}
$$

Figure 10. Type III compensation network


In Figure 11 the Bode diagram of the PWM and LC filter transfer function (GPWo $\cdot G_{L C}(f)$ ) and the open loop gain $\left(G_{\text {LOOP }}(f)=G_{\text {PWO }} \cdot G_{\text {LC }}(f) \cdot G_{\text {TYPEIII }}(f)\right)$ are drawn.

Figure 11. Open loop gain: module Bode diagram


The guidelines for positioning the poles and the zeroes and for calculating the component values can be summarized as follow:

1. Choose a value for $R_{1}$, usually between $1 \mathrm{k} \Omega$ and $5 \mathrm{k} \Omega$.
2. Choose a gain $\left(R_{4} / R_{1}\right)$ in order to have the required bandwidth (BW), that means:

## Equation 21

$$
\mathrm{R}_{4}=\frac{\mathrm{BW}}{\mathrm{f}_{\mathrm{LC}}} \cdot \mathrm{~K} \cdot \mathrm{R}_{1}
$$

where $K$ is the feed forward constant and $1 / \mathrm{K}$ is equals to 13.
3. Calculate $\mathrm{C}_{4}$ by placing the zero at $50 \%$ of the output filter double pole frequency ( $\mathrm{f}_{\mathrm{LC}}$ ):

## Equation 22

$$
\mathrm{C}_{4}=\frac{1}{\pi \cdot \mathrm{R}_{4} \cdot \mathrm{f}_{\mathrm{LC}}}
$$

4. Calculate $\mathrm{C}_{5}$ by placing the second pole at four times the system bandwidth (BW):

## Equation 23

$$
\mathrm{C}_{5}=\frac{\mathrm{C}_{4}}{2 \pi \cdot \mathrm{R}_{4} \cdot \mathrm{C}_{4} \cdot 4 \cdot \mathrm{BW}-1}
$$

5. Set also the first pole at four times the system bandwidth and also the second zero at the output filter double pole:

## Equation 24

$$
\mathrm{R}_{3}=\frac{\mathrm{R}_{1}}{\frac{4 \cdot \mathrm{BW}}{\mathrm{f}_{\mathrm{LC}}}-1}, \quad \mathrm{C}_{3}=\frac{1}{2 \pi \cdot \mathrm{R}_{3} \cdot 4 \cdot \mathrm{BW}}
$$

The suggested maximum system bandwidth is equals to the switching frequency divided by $3.5\left(\mathrm{~F}_{\mathrm{SW}} / 3.5\right)$, anyway lower than 100 kHz if the $\mathrm{F}_{\mathrm{SW}}$ is set higher than 500 kHz .

For example with $\mathrm{V}_{\mathrm{OUT}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=24 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=2 \mathrm{~A}, \mathrm{~L}=27 \mu \mathrm{H}, \mathrm{C}_{\mathrm{OUT}}=22 \mu \mathrm{~F}, \mathrm{ESR}<1 \mathrm{~m} \Omega$, the type III compensation network is:

## Equation 25

$$
\mathrm{R}_{1}=4.99 \mathrm{k} \Omega, \quad \mathrm{R}_{2}=680 \Omega, \quad \mathrm{R}_{3}=150 \Omega, \quad \mathrm{R}_{4}=3.3 \mathrm{k} \Omega, \quad \mathrm{C}_{3}=4.7 \mathrm{nF}, \quad \mathrm{C}_{4}=22 \mathrm{nF}, \quad \mathrm{C}_{5}=220 \mathrm{pF}
$$

In Figure 12 is shown the module and phase of the open loop gain. The bandwidth is about 54 kHz and the phase margin is $50^{\circ}$.

Figure 12. Open loop gain bode diagram with ceramic output capacitor


### 6.4.2 Type II compensation network

If the equivalent series resistance (ESR) of the output capacitor introduces a zero with a frequency lower than the desired bandwidth (that is: $2 \pi * E S R * C_{O U T}>1 / \mathrm{BW}$ ), this zero helps stabilize the loop. Electrolytic capacitors show not negligible ESR (> 30 m ) , so with this kind of output capacitor the type II network combined with the zero of the ESR allows stabilizing the loop.

In Figure 13 the type II network is shown.
Figure 13. Type II compensation network


The singularities of the network are:
Equation 26

$$
\mathrm{f}_{\mathrm{Z} 1}=\frac{1}{2 \pi \cdot \mathrm{R}_{4} \cdot \mathrm{C}_{4}}, \quad \mathrm{f}_{\mathrm{P} 0}=0, \quad \mathrm{f}_{\mathrm{P} 1}=\frac{1}{2 \pi \cdot \mathrm{R}_{4} \cdot \frac{\mathrm{C}_{4} \cdot \mathrm{C}_{5}}{\mathrm{C}_{4}+\mathrm{C}_{5}}}
$$

In Figure 14 the Bode diagram of the PWM and LC filter transfer function [ $\mathrm{G}_{\mathrm{PW} 0} \cdot \mathrm{G}_{\mathrm{LC}}(\mathrm{f})$ ] and the open loop gain $\left[G_{\text {LOOP }}(f)=G_{\text {PWO }} \cdot G_{\text {LC }}(f) \cdot G_{\text {TYPEII }}(f)\right]$ are drawn.

Figure 14. Open loop gain: module bode diagram


The guidelines for positioning the poles and the zeroes and for calculating the component values can be summarized as follow:

1. Choose a value for $R_{1}$, usually between $1 \mathrm{k} \Omega$ and $5 \mathrm{k} \Omega$, in order to have values of $C 4$ and C 5 not comparable with parasitic capacitance of the board.
2. Choose a gain $\left(R_{4} / R_{1}\right)$ in order to have the required bandwidth (BW), that means:

## Equation 27

$$
R_{4}=\left(\frac{f_{E S R}}{f_{L C}}\right)^{2} \cdot \frac{B W}{f_{E S R}} \cdot \frac{V_{S}}{V_{I N}} \cdot R_{1}
$$

Where $f_{E S R}$ is the ESR zero:

## Equation 28

$$
\mathrm{f}_{\mathrm{ESR}}=\frac{1}{2 \pi \cdot \mathrm{ESR} \cdot \mathrm{C}_{\mathrm{OUT}}}
$$

and $V_{S}$ is the saw-tooth amplitude. The voltage feed forward keeps the ratio $V_{S} / V_{I N}$ constant.
3. Calculate $\mathrm{C}_{4}$ by placing the zero one decade below the output filter double pole:

## Equation 29

$$
\mathrm{C}_{4}=\frac{10}{2 \pi \cdot \mathrm{R}_{4} \cdot \mathrm{f}_{\mathrm{LC}}}
$$

4. Then calculate $\mathrm{C}_{3}$ in order to place the second pole at four times the system bandwidth (BW):

## Equation 30

$$
\mathrm{C}_{5}=\frac{\mathrm{C}_{4}}{2 \pi \cdot \mathrm{R}_{4} \cdot \mathrm{C}_{4} \cdot 4 \cdot \mathrm{BW}-1}
$$

For example with $\mathrm{V}_{\mathrm{OUT}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=24 \mathrm{~V}, \mathrm{I}_{\mathrm{O}}=2 \mathrm{~A}, \mathrm{~L}=27 \mu \mathrm{H}, \mathrm{C}_{\mathrm{OUT}}=330 \mu \mathrm{~F}, \mathrm{ESR}=50 \mathrm{~m} \Omega$, the type II compensation network is:

## Equation 31

$$
R_{1}=1.1 \mathrm{k} \Omega, \quad R_{2}=150 \Omega, \quad R_{4}=6.8 \mathrm{k} \Omega, \quad C_{4}=82 n F, \quad C_{5}=82 \mathrm{pF}
$$

In Figure 15 is shown the module and phase of the open loop gain. The bandwidth is about 24 kHz and the phase margin is $48^{\circ}$.

