imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





L7986TA

3 A step-down switching regulator

Datasheet - production data



Features

- 3 A DC output current
- 4.5 V to 38 V input voltage
- Output voltage adjustable from 0.6 V
- 250 kHz switching frequency, programmable up to 1 MHz
- Internal soft-start and enable
- Low dropout operation: 100% duty cycle
- Voltage feed-forward •
- Zero load current operation
- Overcurrent and thermal protection
- HSOP8 package
- Guarantee overtemperature range (-40 °C to • 125 °C)

Applications

- Automotive:
 - Car audio, car infotainment
- Industrial:
 - PLD, PLA, FPGA, chargers
- Networking: XDSL, modems, DC-DC modules
- Computer:
 - Optical storage, hard disk drive, printers
- LED driving

This is information on a product in full production.

Description

The L7986TA is a step-down switching regulator with 3.7 A (min.) current limited embedded Power MOSFET, so it is able to deliver up to 3 A current to the load depending on the application conditions.

The input voltage can range from 4.5 V to 38 V, while the output voltage can be set starting from 0.6 V to V_{IN} .

Requiring a minimum set of external components, the device includes an internal 250 kHz switching frequency oscillator that can be externally adjusted up to 1 MHz.

The HSOP package with exposed pad allows the reduction of R_{thJA} down to 40 °C/W.

Contents

1	Pin settings				
	1.1	Pin connection			
	1.2	Pin description			
2	Maxin	num ratings			
3	Thern	nal data			
4	Electi	rical characteristics6			
5	Funct	tional description			
	5.1	Oscillator and synchronization 9			
	5.2	Soft-start			
	5.3	Error amplifier and compensation11			
	5.4	Overcurrent protection 12			
	5.5	Enable function			
	5.6	Hysteretic thermal shutdown 14			
6	Appli	cation information			
	6.1	Input capacitor selection 15			
	6.2	Inductor selection			
	6.3	Output capacitor selection			
	6.4	Compensation network			
		6.4.1 Type III compensation network			
		6.4.2 Type II compensation network			
	6.5	Thermal considerations			
	6.6	Layout considerations			
	6.7	Application circuit			
7	Appli	cation ideas			
	7.1	Positive buck-boost			
	7.2	Inverting buck-boost			




8	Package information	38
9	Ordering information	40
10	Revision history	41



1 Pin settings

1.1 Pin connection



1.2 Pin description

No.	Туре	Description
1	OUT	Regulator output
2	SYNCH	Master/slave synchronization. When it is left floating, a signal with a phase shift of half a period, with respect to the power turn-on, is present at the pin. When connected to an external signal at a frequency higher than the internal one, the device is synchronized by the external signal, with zero phase shift.
		Connecting together the SYNCH pin of two devices, the one with a higher frequency works as master and the other as slave; so the two powers turn-ons have a phase shift of half a period.
3	EN	A logical signal (active high) enables the device. With EN higher than 1.2 V the device is ON and with EN lower than 0.3 V the device is OFF.
4	COMP	Error amplifier output to be used for loop frequency compensation.
5	FB	Feedback input. By connecting the output voltage directly to this pin the output voltage is regulated at 0.6 V. To have higher regulated voltages an external resistor divider is required from V_{OUT} to the FB pin.
6	F _{SW}	The switching frequency can be increased connecting an external resistor from the FSW pin and ground. If this pin is left floating, the device works at its free-running frequency of 250 kHz.
7	GND	Ground
8	V _{CC}	Unregulated DC input voltage.

Table 1. Pin description





2 Maximum ratings

Symbol	Parameter		Value	Unit	
Vcc	Input voltage		45		
OUT	Output DC voltage		-0.3 to V_{CC}		
F _{SW} , COMP, SYNCH	Analog pin		-0.3 to 4	V	
EN	Enable pin		-0.3 to V_{CC}		
FB	Feedback voltage		-0.3 to 1.5		
P _{TOT}	Power dissipation at $T_A < 60 \degree C$ HSOP8		2	W	
TJ	Junction temperature range		-40 to 150	°C	
T _{stg}	Storage temperature range		-55 to 150	°C	

Table 2.	Absolute	maximum	ratings
	Absolute	maximum	raungo

3 Thermal data

Table 3. Thermal data

Symbol	Parameter		Value	Unit
R _{thJA}	Maximum thermal resistance junction ambient ⁽¹⁾	HSOP8	40	°C/W

1. Package mounted on demonstration board.



4 Electrical characteristics

 $T_J\text{=}$ -40 °C to 125 °C, $V_{CC}\text{=}$ 12 V, unless otherwise specified.

Curren el	Parameter	Test condition		Values		11
Symbol			Min.	Тур.	Max.	Unit
V _{CC}	Operating input voltage range		4.5		38	
V _{CCON}	Turn-on V _{CC} threshold				4.5	V
V _{CCHYS}	V _{CC} UVLO hysteresis		0.1		0.4	
R _{DSON}	MOSFET on resistance			200	400	mΩ
I _{LIM}	Maximum limiting current	T _J = 25 °C	3.7 3.5	4.2	4.7 4.7	А
Oscillator			0.0			
F _{SW}	Switching frequency		210	250	275	KHz
V _{FSW}	FSW pin voltage			1.254		V
D	Duty cycle		0		100	%
F _{ADJ}	Adjustable switching frequency	R _{FSW} = 33 kΩ		1000		KHz
Dynamic ch	aracteristics			L	L	
V _{FB}	Feedback voltage	4.5 V < V _{CC} < 38 V	0.582	0.6	0.618	V
DC characte	eristics					
Ι _Q	Quiescent current	Duty cycle = 0, V _{FB} = 0.8 V			2.4	mA
I _{QST-BY}	Total standby quiescent current			20	30	μA
Enable						
M		Device OFF level			0.3	V
V_{EN}	EN threshold voltage	Device ON level	1.2			v
I _{EN}	EN current	EN = V _{CC}		7.5	10	μA
Soft-start						
		FSW pin floating	7.4	8.2	9.7	
T _{SS}	Soft-start duration	F _{SW} = 1 MHz, R _{FSW} = 33 kΩ		2		ms
Error amplif	ier		I	1	1	
V _{CH}	High level output voltage	V _{FB} < 0.6 V	3			
V _{CL}	Low level output voltage	V _{FB} > 0.6 V			0.1	V
IO SOURCE	Source COMP pin	V _{FB} = 0.5 V, V _{COMP} = 1 V		19		mA
	•	•		•	•	

Table 4. Electrical characteristics



Symbol	Parameter	Test condition	Values			l lmit
	Parameter	Test condition	Min.	Тур.	Max.	Unit
I _{O SINK}	Sink COMP pin	V _{FB} = 0.7 V, V _{COMP} = 1 V		30		mA
G _V	Open-loop voltage gain	(1)		100		dB
Synchroniza	tion function					
V _{S_IN,HI}	High input voltage		2		3.3	v
V _{S_IN,LO}	Low input voltage				1	v
to us our	Input pulse width	V _{S_IN,HI} = 3 V, V _{S_IN,LO} = 0 V	100			ns
t _{S_IN_PW}		$V_{S_{IN,HI}}$ = 2 V, $V_{S_{IN,LO}}$ = 1 V	300			113
I _{SYNCH,LO}	Slave sink current	V _{SYNCH} = 2.9 V		0.7	1	mA
V _{S_OUT,HI}	Master output amplitude	I _{SOURCE} = 4.5 mA	2			V
ts_OUT_PW	Output pulse width	SYNCH floating		110		ns
Protection						
т	Thermal shutdown			150		°C
T _{SHDN}	Hysteresis			30		

Table 4. Electrical characteristics (continued)

1. Guaranteed by design.



5 Functional description

The L7986TA is based on a "voltage mode", constant frequency control. The output voltage V_{OUT} is sensed by the feedback pin (FB) compared to an internal reference (0.6 V) providing an error signal that, compared to a fixed frequency sawtooth, controls the on- and off-time of the power switch.

The main internal blocks are shown in the block diagram in *Figure 2*. They are:

- A fully integrated oscillator that provides sawtooth to modulate the duty cycle and the synchronization signal. Its switching frequency can be adjusted by an external resistor. The voltage and frequency feed-forward are implemented.
- The soft-start circuitry to limit inrush current during the startup phase.
- The voltage mode error amplifier.
- The pulse width modulator and the relative logic circuitry necessary to drive the internal power switch.
- The high-side driver for embedded P-channel Power MOSFET switch.
- The peak current limit sensing block, to handle overload and short-circuit conditions.
- A voltage regulator and internal reference. It supplies internal circuitry and provides a fixed internal reference.
- A voltage monitor circuitry (UVLO) that checks the input and internal voltages.
- A thermal shutdown block, to prevent thermal runaway.




Figure 2. Block diagram



5.1 Oscillator and synchronization

Figure 3 shows the block diagram of the oscillator circuit. The internal oscillator provides a constant frequency clock. Its frequency depends on the resistor externally connect to the FSW pin. If the FSW pin is left floating, the frequency is 250 kHz; it can be increased as shown in *Figure 5* by an external resistor connected to ground.

To improve the line transient performance, keeping the PWM gain constant versus the input voltage, the voltage feed-forward is implemented by changing the slope of the sawtooth according to the input voltage change (see *Figure 4.a*).

The slope of the sawtooth also changes if the oscillator frequency is increased by the external resistor. In this way a frequency feed-forward is implemented (*Figure 4.b*) in order to keep the PWM gain constant versus the switching frequency (see *Section 6.4 on page 18* for PWM gain expression).

On the SYNCH pin the synchronization signal is generated. This signal has a phase shift of 180° with respect to the clock. This delay is useful when two devices are synchronized connecting the SYNCH pins together. When SYNCH pins are connected, the device with a higher oscillator frequency works as master, so the slave device switches at the frequency of the master but with a delay of half a period. This minimizes the RMS current flowing through the input capacitor (see the L5988D datasheet).




Figure 3. Oscillator circuit block diagram

The device can be synchronized to work at a higher frequency feeding an external clock signal. The synchronization changes the sawtooth amplitude, changing the PWM gain (*Figure 4.c*). This change must be taken into account when the loop stability is studied. To minimize the change of the PWM gain, the free-running frequency should be set (with a resistor on the FSW pin) only slightly lower than the external clock frequency. This pre-adjusting of the frequency changes the sawtooth slope in order to render the truncation of sawtooth negligible, due to the external synchronization.







Figure 4. Sawtooth: voltage and frequency feed-forward; external synchronization







5.2 Soft-start


The soft-start is essential to assure correct and safe startup of the step-down converter. It avoids inrush current surge and makes the output voltage increase monothonically.


The soft-start is performed by a staircase ramp on the non-inverting input (V_{REF}) of the error amplifier. So the output voltage slew rate is:

Equation 1

$$SR_{OUT} = SR_{VREF} \cdot \left(1 + \frac{R1}{R2}\right)$$

where SR_{VREF} is the slew rate of the non-inverting input, while *R1* and *R2* is the resistor divider to regulate the output voltage (see *Figure 6*). The soft-start staircase consists of 64 steps of 9.5 mV each, from 0 V to 0.6 V. The time base of one step is of 32 clock cycles. So the soft-start time and then the output voltage slew rate depend on the switching frequency.





Soft-start time results:

Equation 2

$$SS_{TIME} = \frac{32 \cdot 64}{Fsw}$$

For example, with a switching frequency of 250 kHz the SS_{TIME} is 8 ms.

5.3 Error amplifier and compensation

The error amplifier (E/A) provides the error signal to be compared with the sawtooth to perform the pulse width modulation. Its non-inverting input is internally connected to a 0.6 V voltage reference, while its inverting input (FB) and output (COMP) are externally available for feedback and frequency compensation. In this device the error amplifier is a voltage mode operational amplifier, therefore, with high DC gain and low output impedance.



The uncompensated error amplifier characteristics are the following:

Parameter	Value
Low frequency gain	100 dB
GBWP	4.5 MHz
Slew rate	7 V/µs
Output voltage swing	0 to 3.3 V
Maximum source/sink current	17 mA/25 mA

Table 5. Uncompensated error amplifier characteristics

In continuous conduction mode (CCM), the transfer function of the power section has two poles due to the LC filter and one zero due to the ESR of the output capacitor. Different kinds of compensation networks can be used depending on the ESR value of the output capacitor. If the zero introduced by the output capacitor helps to compensate the double pole of the LC filter, a type II compensation network can be used. Otherwise, a type III compensation network must be used (see *Section 6.4 on page 18* for details of the compensation network selection).

Anyway, the methodology to compensate the loop is to introduce zeroes to obtain a safe phase margin.

5.4 Overcurrent protection

The L7986TA implements overcurrent protection by sensing current flowing through the Power MOSFET. Due to the noise created by the switching activity of the Power MOSFET, the current sensing is disabled during the initial phase of the conduction time. This avoids an erroneous detection of a fault condition. This interval is generally known as "masking time" or "blanking time". The masking time is about 200 ns.

If the overcurrent limit is reached, the Power MOSFET is turned off implementing pulse-bypulse overcurrent protection. In the overcurrent condition, the device can skip turn-on pulses in order to keep the output current constant and equal to the current limit. If, at the end of the "masking time", the current is higher than the overcurrent threshold, the Power MOSFET is turned off and one pulse is skipped. If, at the following switching on, when the "masking time" ends, the current is still higher than the overcurrent threshold, the device skips two pulses. This mechanism is repeated and the device can skip up to seven pulses. While, if at the end of the "masking time", the current is lower than the overcurrent threshold, the number of skipped cycles is decreased by one unit (see *Figure 7*).

So, the overcurrent/short-circuit protection acts by switching off the Power MOSFET and reducing the switching frequency down to one eighth of the default switching frequency, in order to keep constant the output current around the current limit.

This kind of overcurrent protection is effective if the output current is limited. To prevent the current from diverging, the current ripple in the inductor during the on-time must not be higher than the current ripple during the off-time. That is:

Equation 3

$$\frac{V_{\text{IN}} - V_{\text{OUT}} - R_{\text{DSON}} \cdot I_{\text{OUT}} - \text{DCR} \cdot I_{\text{OUT}}}{L \cdot F_{\text{SW}}} \cdot D = \frac{V_{\text{OUT}} + V_{\text{F}} + R_{\text{DSON}} \cdot I_{\text{OUT}} + \text{DCR} \cdot I_{\text{OUT}}}{L \cdot F_{\text{SW}}} \cdot (1 - D)$$



If the output voltage is shorted, $V_{OUT} \cong 0$, $I_{OUT} = I_{LIM}$, $D/F_{SW} = T_{ON_MIN}$, $(1 - D)/F_{SW} \cong 1/F_{SW}$. So, from *Equation 3*, the maximum switching frequency that guarantees to limit the current results:

Equation 4

$$F_{SW}^{*} = \frac{(V_{F} + DCR \cdot I_{LIM})}{(V_{IN} - (R_{DSON} + DCR) \cdot I_{LIM})} \cdot \frac{1}{T_{ON MIN}}$$

With R_{DSon} = 300 m Ω , DCR = 0.08 Ω , the worst condition is with V_{IN} = 38 V, I_{LIM} = 3.7 A; the maximum frequency to keep the output current limited during the short-circuit results 88 kHz.


The pulse-by-pulse mechanism, which reduces the switching frequency down to one eighth the maximum F_{SW} , adjusted by the FSW pin, that assures a full effective output current limitation, is 88 kHz * 8 = 706 kHz.

If, with V_{IN} = 38 V, the switching frequency is set higher than 706 kHz, during short-circuit condition the system finds a different equilibrium with higher current. For example, with F_{SW} = 800 kHz and the output shorted to ground, the output current is limited around:

Equation 5

$$I_{OUT} = \frac{V_{IN} \cdot F_{SW}^* - V_F / T_{ON} MIN}{(DCR / T_{ON} MIN)^+ (R_{DSON}^+ DCR) \cdot F_{SW}^*} = 4.2A$$

where F_{SW}^* is 800 kHz divided by eight.







5.5 Enable function

The enable feature allows to put the device into standby mode. With the EN pin lower than 0.3 V the device is disabled and the power consumption is reduced to less than 30 μ A. With the EN pin lower than 1.2 V, the device is enabled. If the EN pin is left floating, an internal pull-down ensures that the voltage at the pin reaches the inhibit threshold and the device is disabled. The pin is also V_{CC} compatible.

5.6 Hysteretic thermal shutdown

The thermal shutdown block generates a signal that turns off the power stage if the junction temperature goes above 150 °C. Once the junction temperature returns to about 120 °C, the device restarts in normal operation. The sensing element is very close to the PDMOS area, so ensuring an accurate and fast temperature detection.



6 Application information

6.1 Input capacitor selection

The capacitor connected to the input must be capable of supporting the maximum input operating voltage and the maximum RMS input current required by the device. The input capacitor is subject to a pulsed current, the RMS value of which is dissipated over its ESR, affecting the overall system efficiency.

So, the input capacitor must have an RMS current rating higher than the maximum RMS input current and an ESR value compliant with the expected efficiency.

The maximum RMS input current flowing through the capacitor can be calculated as:

Equation 6

$$I_{RMS} = I_{O} \cdot \sqrt{D - \frac{2 \cdot D^2}{\eta} + \frac{D^2}{\eta^2}}$$

where I_O is the maximum DC output current, *D* is the duty cycle, η is the efficiency. Considering $\eta = 1$, this function has a maximum at D = 0.5 and it is equal to $I_O/2$.

In a specific application, the range of possible duty cycles must be considered in order to find out the maximum RMS input current. The maximum and minimum duty cycles can be calculated as:

Equation 7

$$\mathsf{D}_{\mathsf{MAX}} = \frac{\mathsf{V}_{\mathsf{OUT}} + \mathsf{V}_{\mathsf{F}}}{\mathsf{V}_{\mathsf{INMIN}} - \mathsf{V}_{\mathsf{SW}}}$$

and

Equation 8

$$\mathsf{D}_{\mathsf{MIN}} = \frac{\mathsf{V}_{\mathsf{OUT}} + \mathsf{V}_{\mathsf{F}}}{\mathsf{V}_{\mathsf{INMAX}} - \mathsf{V}_{\mathsf{SW}}}$$

where V_F is the forward voltage on the freewheeling diode and V_{SW} is the voltage drop across the internal PDMOS.

The peak-to-peak voltage across the input capacitor can be calculated as:

Equation 9

$$V_{PP} = \frac{I_{O}}{C_{IN} \cdot F_{SW}} \cdot \left[\left(1 - \frac{D}{\eta} \right) \cdot D + \frac{D}{\eta} \cdot (1 - D) \right] + ESR \cdot I_{O}$$

where ESR is the equivalent series resistance of the capacitor.

Given the physical dimension, ceramic capacitors can well meet the requirements of the input filter sustaining a higher input RMS current than electrolytic/tantalum types. In this case the equation of C_{IN} as a function of the target V_{PP} can be written as follows:



Equation 10

$$C_{IN} = \frac{I_{O}}{V_{PP} \cdot F_{SW}} \cdot \left[\left(1 - \frac{D}{\eta} \right) \cdot D + \frac{D}{\eta} \cdot (1 - D) \right]$$

neglecting the small ESR of ceramic capacitors.

Considering η = 1, this function has its maximum in D = 0.5, therefore, given the maximum peak-to-peak input voltage (V_{PP MAX}), the minimum input capacitor (C_{IN MIN}) value is:

Equation 11

$$C_{IN_MIN} = \frac{I_{O}}{2 \cdot V_{PP MAX} \cdot F_{SW}}$$

Typically C_{IN} is dimensioned to keep the maximum peak-to-peak voltage in the order of 1% of V_{INMAX}

In Table 6 some multi-layer ceramic capacitors suitable for this device are reported.

Manufacture	Series	Cap value (μF)	Rated voltage (V)
Taiyo Yuden	UMK325BJ106MM-T	10	50
	GMK325BJ106MN-T	10	35
Murata	GRM32ER71H475K	4.7	50

Table 6. Input MLCC capacitors

A ceramic bypass capacitor, as close to the VCC and GND pins as possible, so that additional parasitic ESR and ESL are minimized, is suggested in order to prevent instability on the output voltage due to noise. The value of the bypass capacitor can go from 100 nF to 1 μ F.

6.2 Inductor selection

The inductance value fixes the current ripple flowing through the output capacitor. So the minimum inductance value, in order to have the expected current ripple, must be selected. The rule to fix the current ripple value is to have a ripple at 20%-40% of the output current.

In the continuous current mode (CCM), the inductance value can be calculated by the following equation:

Equation 12

$$\Delta I_{L} = \frac{V_{IN} - V_{OUT}}{L} \cdot T_{ON} = \frac{V_{OUT} + V_{F}}{L} \cdot T_{OFF}$$

where T_{ON} is the conduction time of the internal high-side switch and T_{OFF} is the conduction time of the external diode [in CCM, $F_{SW} = 1 / (T_{ON} + T_{OFF})$]. The maximum current ripple, at fixed V_{OUT} , is obtained at maximum T_{OFF} which is at minimum duty cycle (see Section 6.1 to calculate minimum duty). So, by fixing $\Delta I_L = 20\%$ to 30% of the maximum output current, the minimum inductance value can be calculated:



Equation 13

$$L_{MIN} = \frac{V_{OUT} + V_F}{\Delta I_{MAX}} \cdot \frac{1 - D_{MIN}}{F_{SW}}$$

where F_{SW} is the switching frequency, 1 / ($T_{ON} + T_{OFF}$).

For example, for V_{OUT} = 5 V, V_{IN} = 24 V, I_O = 3 A and F_{SW} = 250 kHz, the minimum inductance value to have Δ I_L = 30% of I_O is about 18 μ H.

The peak current through the inductor is given by:

Equation 14

$$I_{L,PK} = I_{O} + \frac{\Delta I_{L}}{2}$$

So, if the inductor value decreases, then the peak current (that must be lower than the minimum current limit of the device) increases. According to the maximum DC output current for this product family (3 A), the higher the inductor value, the higher the average output current that can be delivered, without triggering the overcurrent protection.

In *Table 7* some inductor part numbers are listed.

Manufacturer	Series	Inductor value (μ H)	Saturation current (A)		
Coilcraft	MSS1038	3.8 to 10	3.9 to 6.5		
Concrant	MSS1048	12 to 22	3.84 to 5.34		
Wurth	PD type L	8.2 to 15	3.75 to 6.25		
vvurur	PD type M	2.2 to 4.7	4 to 6		
SUMIDA	CDRH6D226/HP	1.5 to 3.3	3.6 to 5.2		
SOMIDA	CDR10D48MN	6.6 to 12	4.1 to 5.7		

Table 7. Inductors

6.3 Output capacitor selection

The current in the capacitor has a triangular waveform which generates a voltage ripple across it. This ripple is due to the capacitive component (charge or discharge of the output capacitor) and the resistive component (due to the voltage drop across its ESR). So the output capacitor must be selected in order to have a voltage ripple compliant with the application requirements.

The amount of the voltage ripple can be calculated starting from the current ripple obtained by the inductor selection.

Equation 15

$$\Delta V_{OUT} = ESR \cdot \Delta I_{MAX} + \frac{\Delta I_{MAX}}{8 \cdot C_{OUT} \cdot f_{SW}}$$

Usually the resistive component of the ripple is much higher than the capacitive one, if the output capacitor adopted is not a multi-layer ceramic capacitor (MLCC) with very low ESR value.



The output capacitor is important also for loop stability: it fixes the double LC filter pole and the zero due to its ESR. Section 6.4 illustrates how to consider its effect in the system stability.

For example, with $V_{OUT} = 5 \text{ V}$, $V_{IN} = 24 \text{ V}$, $\Delta I_L = 0.9 \text{ A}$ (resulting from the inductor value), in order to have a $\Delta V_{OUT} = 0.01 \cdot V_{OUT}$, if the multi-layer ceramic capacitors are adopted, 10 µF are needed and the ESR effect on the output voltage ripple can be neglected. In the case of non-negligible ESR (electrolytic or tantalum capacitors), the capacitor is chosen taking into account its ESR value. So, in case of 330 µF with ESR = 30 mΩ, the resistive component of the drop dominates and the voltage ripple is 28 mV.

The output capacitor is also important to sustain the output voltage when a load transient with high slew rate is required by the load. When the load transient slew rate exceeds the system bandwidth, the output capacitor provides the current to the load. So, if the high slew rate load transient is required by the application, the output capacitor and system bandwidth must be chosen in order to sustain the load transient.

Table 8: Output capacitors					
Manufacturer	Series	Cap value (μF)	Rated voltage (V)	ESR (m Ω)	
Murata	GRM32	22 to 100	6.3 to 25	< 5	
Murata	GRM31	10 to 47	6.3 to 25	< 5	
PANASONIC	ECJ	10 to 22	6.3	< 5	
FANASONIC	EEFCD	10 to 68	6.3	15 to 55	
SANYO	TPA/B/C	100 to 470	4 to 16	40 to 80	
TDK	C3225	22 to 100	6.3	< 5	

In Table 8 some capacitor series are listed.

Table 8. Output capacitors

6.4 Compensation network

The compensation network must assure stability and good dynamic performance. The loop of the L7986TA is based on the voltage mode control. The error amplifier is a voltage operational amplifier with high bandwidth. So, by selecting the compensation network the E/A is considered as ideal, that is, its bandwidth is much larger than the system one.

The transfer functions of the PWM modulator and the output LC filter are studied (see *Figure 9*). The transfer function of the PWM modulator, from the error amplifier output (COMP pin) to the OUT pin, results:

Equation 16

$$G_{PW0} = \frac{V_{IN}}{V_s}$$

where V_S is the sawtooth amplitude. As seen in Section 5.1 on page 9, the voltage feed-forward generates a sawtooth amplitude directly proportional to the input voltage, that is:

Equation 17

$$V_{S} = K \cdot V_{IN}$$



In this way the PWM modulator gain results constant and equal to:

Equation 18

$$G_{PW0} = \frac{V_{IN}}{V_s} = \frac{1}{K} = 18$$

The synchronization of the device with an external clock provided trough the SYNCH pin can modify the PWM modulator gain (see *Section 5.1 on page 9* to understand how this gain changes and how to keep it constant in spite of the external synchronization).




Figure 8. The error amplifier, the PWM modulator, and the LC output filter

The transfer function on the LC filter is given by:

Equation 19

$$G_{LC}(s) = \frac{1 + \frac{s}{2\pi \cdot f_{zESR}}}{1 + \frac{s}{2\pi \cdot Q \cdot f_{LC}} + \left(\frac{s}{2\pi \cdot f_{LC}}\right)^2}$$

where:

Equation 20

$$f_{LC} = \frac{1}{2\pi \cdot \sqrt{L \cdot C_{OUT}} \cdot \sqrt{1 + \frac{ESR}{R_{OUT}}}}, \qquad f_{zESR} = \frac{1}{2\pi \cdot ESR \cdot C_{OUT}}$$

Equation 21

$$Q = \frac{\sqrt{R_{OUT} \cdot L \cdot C_{OUT} \cdot (R_{OUT} + ESR)}}{L + C_{OUT} \cdot R_{OUT} \cdot ESR}, \qquad R_{OUT} = \frac{V_{OUT}}{I_{OUT}}$$

As seen in Section 5.3 on page 11, two different kinds of network can compensate the loop. In the following two paragraphs the guidelines to select the type II and type III compensation network are illustrated.



6.4.1 Type III compensation network

The methodology to stabilize the loop consists of placing two zeroes to compensate the effect of the LC double pole, therefore increasing phase margin; then, to place one pole in the origin to minimize the dc error on regulated output voltage; and finally, to place other poles far from the zero dB frequency.

If the equivalent series resistance (ESR) of the output capacitor introduces a zero with a frequency higher than the desired bandwidth (that is: $2\pi * \text{ESR} * C_{\text{OUT}} < 1 / \text{BW}$), the type III compensation network is needed. Multi-layer ceramic capacitors (MLCC) have very low ESR (< 1 m Ω), with very high frequency zero, so a type III network is adopted to compensate the loop.

In *Figure 9* the type III compensation network is shown. This network introduces two zeroes (f_{Z1}, f_{Z2}) and three poles (f_{P0}, f_{P1}, f_{P2}) . They are expressed as:

Equation 22

$$f_{Z1} = \frac{1}{2\pi \cdot C_3 \cdot (R_1 + R_3)}, \qquad f_{Z2} = \frac{1}{2\pi \cdot R_4 \cdot C_4}$$

Equation 23

$$f_{P0} = 0,$$
 $f_{P1} = \frac{1}{2\pi \cdot R_3 \cdot C_3},$ $f_{P2} = \frac{1}{2\pi \cdot R_4 \cdot \frac{C_4 \cdot C_5}{C_4 + C_5}}$





Figure 9. Type III compensation network

In *Figure 10* the Bode diagram of the PWM and LC filter transfer function $(G_{PW0} \cdot G_{LC}(f))$ and the open-loop gain $(G_{LOOP}(f) = G_{PW0} \cdot G_{LC}(f) \cdot G_{TYPEIII}(f))$ are drawn.





The guidelines for positioning the poles and the zeroes and for calculating the component values can be summarized as follows:

- 1. Choose a value for R_1 , usually between 1 k Ω and 5 k Ω .
- 2. Choose a gain (R_4/R_1) in order to have the required bandwidth (BW), that means:

Equation 24

$$\mathsf{R}_4 = \frac{\mathsf{BW}}{\mathsf{f}_{\mathsf{LC}}} \cdot \mathsf{K} \cdot \mathsf{R}_1$$

where K is the feed-forward constant and 1/K is equal to 18.

3. Calculate C₄ by placing the zero at 50% of the output filter double pole frequency (f_{LC}):

Equation 25

$$C_4 = \frac{1}{\pi \cdot R_4 \cdot f_{LC}}$$

4. Calculate C_5 by placing the second pole at four times the system bandwidth (BW):

Equation 26

$$C_5 = \frac{C_4}{2\pi \cdot R_4 \cdot C_4 \cdot 4 \cdot BW - 1}$$

5. Set also the first pole at four times the system bandwidth and also the second zero at the output filter double pole:

Equation 27

$$R_3 = \frac{R_1}{\frac{4 \cdot BW}{f_{LC}} - 1}, \qquad C_3 = \frac{1}{2\pi \cdot R_3 \cdot 4 \cdot BW}$$



The suggested maximum system bandwidth is equal to the switching frequency divided by 3.5 (F_{SW} / 3.5), anyway, lower than 100 kHz if the F_{SW} is set higher than 500 kHz.

For example, with V_{OUT} = 5 V, V_{IN} = 24 V, I_O = 3 A, L = 18 μ H, C_{OUT} = 22 μ F, and ESR < 1 m Ω , the type III compensation network is:

Equation 28

 $\mathsf{R}_1 = 4.99 \mathsf{k} \Omega, \quad \mathsf{R}_2 = 680 \Omega, \quad \mathsf{R}_3 = 200 \Omega, \quad \mathsf{R}_4 = 2 \mathsf{k} \Omega, \quad \mathsf{C}_3 = 3.3 \mathsf{n} \mathsf{F}, \quad \mathsf{C}_4 = 22 \mathsf{n} \mathsf{F}, \quad \mathsf{C}_5 = 220 \mathsf{p} \mathsf{F}$



In *Figure 11* the module and phase of the open-loop gain is shown. The bandwidth is about 58 kHz and the phase margin is 50 $^{\circ}$.




Figure 11. Open-loop gain Bode diagram with ceramic output capacitor



6.4.2 Type II compensation network

If the equivalent series resistance (ESR) of the output capacitor introduces a zero with a frequency lower than the desired bandwidth (that is: $2\pi * \text{ESR} * C_{\text{OUT}} > 1 / \text{BW}$), this zero helps stabilize the loop. Electrolytic capacitors show non-negligible ESR (> 30 m Ω), so with this kind of output capacitor the type II network combined with the zero of the ESR allows to stabilize the loop.

In Figure 12 the type II network is shown.




Figure 12. Type II compensation network


The singularities of the network are:

Equation 29

$$f_{Z1} = \frac{1}{2\pi \cdot R_4 \cdot C_4}, \qquad f_{P0} = 0, \qquad f_{P1} = \frac{1}{2\pi \cdot R_4 \cdot \frac{C_4 \cdot C_5}{C_4 + C_5}}$$



In *Figure 13* the Bode diagram of the PWM and LC filter transfer function $(G_{PW0} \cdot G_{LC}(f))$ and the open-loop gain $(G_{LOOP}(f) = G_{PW0} \cdot G_{LC}(f) \cdot G_{TYPEII}(f))$ are drawn.





The guidelines for positioning the poles and the zeroes and for calculating the component values can be summarized as follows:

- 1. Choose a value for R_1 , usually between 1 k Ω and 5 k Ω , in order to have values of C4 and C5 not comparable with parasitic capacitance of the board.
- 2. Choose a gain (R_4/R_1) in order to have the required bandwidth (BW), that means:

Equation 30

$$\mathsf{R}_{4} = \left(\frac{\mathsf{f}_{\mathsf{ESR}}}{\mathsf{f}_{\mathsf{LC}}}\right)^{2} \cdot \frac{\mathsf{BW}}{\mathsf{f}_{\mathsf{ESR}}} \cdot \frac{\mathsf{V}_{\mathsf{S}}}{\mathsf{V}_{\mathsf{IN}}} \cdot \mathsf{R}_{1}$$

where f_{ESR} is the ESR zero:

Equation 31

$$f_{ESR} = \frac{1}{2\pi \cdot ESR \cdot C_{OUT}}$$

and V_S is the sawtooth amplitude. The voltage feed-forward keeps the ratio V_S/V_{IN} constant. 3. Calculate C_4 by placing the zero one decade below the output filter double pole:

Equation 32

$$C_4 = \frac{10}{2\pi \cdot R_4 \cdot f_{LC}}$$

4. Then calculate C₃ in order to place the second pole at four times the system bandwidth (BW):

Equation 33

$$C_5 = \frac{C_4}{2\pi \cdot R_4 \cdot C_4 \cdot 4 \cdot BW - 1}$$

