# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!




# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# Quad squib driver ASIC for safety application



## Features

- 4 deployment drivers with SPI selectable firing current and times
- Capability to deploy the squib with 1.2 A (min)/2 ms, 1.75 A (min)/1.0 ms and 1.75 A (min)/0.65 ms between VRES of 7 V to 37 V
- Capability to deploy the squib with 1.5 A (min)/2 ms between VRES of 7 V to 25 V
- Firing capability to deploy all channels simultaneously
- Independently controlled high-side and lowside MOS for diagnosis

#### Datasheet - production data

- Analog output available for resistance
   measurement
- Squib short to ground, short to battery and MOS diagnostic available on SPI register
- Capability to deploy the squib when the low side MOS is shorted to ground
- 2 fire enable inputs
- 5.5 MHz SPI interface
- Low voltage internal reset
- 2 kV ESD capability on all pins
- Package: LQFP64
- Technology: ST proprietary BCD5 (0.65µm)
- RoHS compliant

## Description

The L9660 is intended to deploy up to 4 squibs. Squib drivers are sized to deploy 1.2 A minimum for 2 ms, 1.75 A minimum for 1 ms and 1.75 A minimum for 0.65 ms during load dump along with 1.5 A minimum for 2 ms for VRES voltages less than 25 V.

Full diagnostic capabilities of the squib interface are provided.

Order code	Amb. temp range, °C	Package	Packing	
L9660	-40 to +95	LQFP64	Tray	
L9660TR	-40 to +95	LQFP64	Tape and reel	

#### Table 1. Device summary

# Contents

1	Bloc	k diagr	am and pin description5
	1.1	Block	diagram
	1.2	Pin de	scription
	1.3	Applic	ation schematic
2	Elec	trical sp	pecifications 8
	2.1	Absolu	ute maximum ratings ٤
	2.2	Absolu	ute maximum degraded operating ratings
	2.3	Opera	ting ratings
	2.4	Electri	cal characteristics
		2.4.1	General
		2.4.2	Electrical characteristics - Squib deployment drivers and diagnostics . 11
		2.4.3	SPI timing
3	Fund	ctional	description
	3.1	Overvi	iew
	3.2	Gener	al functions
		3.2.1	Power on reset (POR)18
		3.2.2	RESETB
		3.2.3	Reference resistor
		3.2.4	Loss of ground
		3.2.5	VRESx capacitance
		3.2.6	Supply voltages
		3.2.7	Ground connections
	3.3	Serial	peripheral interface (SPI) 20
		3.3.1	SPI pin descriptions
	3.4	Squib	drivers
		3.4.1	Firing
		3.4.2	Firing current measurement 24
		3.4.3	Fire enable (FEN) function description
		3.4.4	Squib diagnostics
		3.4.5	SPI register definition for squib functions
4	Pack	kage inf	ormation
5	Revi	ision his	story



# List of tables

Table 1.	Device summary	1
Table 2.	Pin description	5
Table 3.	Absolute maximum ratings	8
Table 4.	Absolute maximum degraded operating ratings	9
Table 5.	Operating ratings	
Table 6.	General - DC electrical characteristics	. 10
Table 7.	Squib deployment drivers and diagnostics - DC electrical characteristics	. 11
Table 8.	SPI timing - DC electrical characteristics	. 16
Table 9.	Features that are accessed/controlled for the SPI	. 20
Table 10.	SPI MOSI/MISO response	. 24
Table 11.	How faults shall be interpreted	. 27
Table 12.	Diagnostic Mode HSS selection	
Table 13.	Diagnostic mode 3 VRESx selection	. 29
Table 14.	MISO responses to various events	. 30
Table 15.	Command description summary	. 31
Table 16.	Configuration mode 1	. 32
Table 17.	Configuration mode 2	. 33
Table 18.	Deployment mode 1 bit definition	. 34
Table 19.	Deployment mode 2 bit definition	. 35
Table 20.	Diagnostic selection	. 38
Table 21.	Diagnostic mode LS FET selection	. 38
Table 22.	Diagnostic mode HS FET selection	. 39
Table 23.	Diagnostic mode HSS selection	. 39
Table 24.	Diagnostic mode VRESx selection	. 39
Table 25.	Channel selection	. 40
Table 26.	MOSI diagnostic mode 1 bit definition	
Table 27.	DEPLOY_STATUSx flag and DEPLOY_SUCCESSx flag conditions	. 42
Table 28.	MOSI monitor mode 2 Bit definition	
Table 29.	Current measurement channel selections	. 43
Table 30.	MOSI monitor mode 3 bit definition	. 44
Table 31.	MOSI monitor mode 4 bit definition	. 46
Table 32.	Document revision history	. 48




# List of figures

•	Block diagram    5      Application schematic    7	
Figure 3.	MOS settling time and turn-on time 2 15	5
Figure 4.	SPI timing diagram	j
Figure 5.	MISO loading for disable time measurement	,
Figure 6.	POR timing	3
Figure 7.	Deployment drivers diagram	)
Figure 8.	Driver activation timing diagram	}
Figure 9.	Squib diagnostics block diagram	;
Figure 10.	LQFP64 (10 x 10 x mm) mechanical data and package dimensions	



# **1** Block diagram and pin description

## 1.1 Block diagram



## 1.2 Pin description

Pin Number	Pin name	Description	I/O type	Reset state
1	MISO	SPI Data Out	Output	Hi-Z
2	N.C.	Not connected	-	-
3	FEN1	Fire enable for channels 0 and 1	Input	Pull-down
4	N.C.	Not connected	-	-
5	RESETB	Reset pin	Input	Pull-up
6	GND	Ground (Analog & Digital)	-	-
7	VDD	VDD Supply Voltage	Input	-
8	N.C.	Not connected	-	-
9	FEN2	Fire enable for channels 2 and 3	Input	Pull-down
10	N.C.	Not connected	-	-
11	N.C.	Not connected	-	-
12	CS_D	SPI Chip Select for Deployment Driver	Input	Pull-up
13	MOSI	SPI Data In	Input	Hi-Z
14	N.C.	Not connected	-	-

Table 2. Pin description



Pin Number	Pin name	Description	I/O type	Reset state
15	N.C.	Not connected	-	-
16	SCLK	SPI Clock	Input	Hi-Z
17	N.C.	Not connected	-	-
18	N.C.	Not connected	-	-
19	N.C.	Not connected	-	-
20	N.C.	Not connected	-	-
21	N.C.	Not connected	-	-
22	N.C.	Not connected	-	-
23	N.C.	Not connected	-	-
24	N.C.	Not connected	-	-
25	GND2	Power Ground for Loop Channel 2	-	-
26	SQL2	Low Side Driver Output for Channel 2	Output	Pull-down
27	SQH2	High Side Driver Output for Channel 2	Output	Hi-Z
28	VRES2	Reserve Voltage for Loop Channel 2	Input	-
29	VRES3	Reserve Voltage for Loop Channel 3	Input	-
30	SQH3	High Side Driver Output for Channel 3	Output	Hi-Z
31	SQL3	Low Side Driver Output for Channel 3	Output	Pull-down
32	GND3	Power Ground for Loop Channel 3	-	-
33	TEST	Test pin	Input	Pull-down
34	VSDIAG	Supply for Deployment Driver Diagnostics	Input	-
35	N.C.	Not connected	-	-
36	Reserved	Factory testmode output	-	-
37	Reserved	Factory testmode output	-	-
38	N.C.	Not connected	-	-
39	N.C.	Not connected	-	-
40	N.C.	Not connected	-	-
41	N.C.	Not connected	-	-
42	N.C.	Not connected	-	-
43	N.C.	Not connected	-	-
44	N.C.	Not connected	-	-
45	N.C.	Not connected	-	-
46	IREF	External Current Reference Resistor	Output	-
47	AGND	Ground Reference for AOUT	-	-
48	AOUT	Analog Output for Loop Diagnostics	Output	Hi-Z
49	N.C.	Not connected	-	-

Table 2.	Pin	description	(continued)




57

Pin Number	Pin name	Description	I/O type	Reset state
50	N.C.	Not connected	-	-
51	N.C.	Not connected	-	-
52	N.C.	Not connected	-	-
53	N.C.	Not connected	-	-
54	N.C.	Not connected	-	-
55	N.C.	Not connected	-	-
56	N.C.	Not connected	-	-
57	GND1	Power Ground for Loop Channel 1	-	-
58	SQL1	Low Side Driver Output for Channel 1	Output	Pull-down
59	SQH1	High Side Driver Output for Channel 1	Output	Hi-Z
60	VRES1	Reserve Voltage for Loop Channel 1	Input	-
61	VRES0	Reserve Voltage for Loop Channel 0	Input	-
62	SQH0	High Side Driver Output for Channel 0	Output	Hi-Z
63	SQL0	Low Side Driver Output for Channel 0	Output	Pull-down
64	GND0	Power Ground for Loop Channel 0	-	-

Table 2.	Pin	description	(continued)
		accomption	(continueu)

# 1.3 Application schematic

### Figure 2. Application schematic





#### **Electrical specifications** 2

#### 2.1 Absolute maximum ratings

The following maximum ratings are continuous absolute ratings; exceeding any one of these values may cause permanent damage to the integrated circuit.

Symbol	Parameter	Value	Unit
$V_{DD}$ <sup>(1)</sup>	Supply voltage	- 0.3 to 5.5	V
V <sub>SDIAG</sub>	Supply voltage for squib diagnostics	- 0.3 to 40	V
VRESx	VRES voltage (VRES0, VRES1, VRES2, VRES3)	- 0.3 to 40	V
SQHx	Squib high side drivers (SQH0, SQH1, SQH2, SQH3)	- 0.6 to 40	V
SQLx	Squib low side drivers (SQL0, SQL1, SQL2, SQL3)	- 0.3 to 40	V
TEST	Test pin	-0.3 to 40	V
VI	Discrete input voltage (RESETB, CS_D, SCLK, MOSI, FEN1, FEN2, IREF)	- 0.3 to 5.5	V
Vo	Discrete output voltage (MISO, AOUT)	- 0.3 to 5.5	V
AGND	Analog output reference	-0.3 to 5.5	V
GNDx	Ground (GND0, GND1, GND2, GND3)	-0.3 to 5.5	V
T <sub>j</sub> <sup>(2)</sup>	Maximum steady-state junction temperature	150	°C
T <sub>amb</sub>	Ambient temperature	-40 to 95	°C
T <sub>stg</sub>	Storage temperature	-65 to 150	°C
R <sub>th j amb</sub>	Thermal resistance junction to ambient (on FR-4 board)	46	°C/W
	naximum ratings are up to 48 hours; exceeding any one of these eause permanent damage to the integrated circuit.	e values for longer than	a total time
V <sub>DD</sub>	Supply voltage	- 0.3 to 6.0	V
VI	Discrete input voltage (RESETB, CS_D, SCLK, MOSI, FEN1, FEN2, IREF)	- 0.3 to 6.0	V
V <sub>O</sub>	Discrete output voltage (MISO, AOUT)	- 0.3 to 6.0	V
AGND	Analog output reference	-0.3 to 6.0	V
GNDx	Ground (GND0, GND1, GND2, GND6, GND7)	-0.3 to 6.0	V
T <sub>j</sub> <sup>(2)</sup>	Maximum steady-state junction temperature	150	°C
T <sup>amb</sup>	Ambient temperature	-40 to 95	°C
T <sub>stg</sub>	Storage temperature	-65 to 150	°C
R <sub>th j amb</sub>	Thermal resistance junction to ambient (on FR-4 board)	46	°C/W

Table	3.	Absolute	maximum	ratings
	•••	/		

1. Exceeding a  $V_{\text{DD}}$  of 5.1V during a deployment may cause damage

To allow for deployment the maximum steady state junction temperature cannot exceed 130°C. Under the operating ratings defined in *Section 2.3* the steady state junction temperature does not exceed 130°C. 2.



## 2.2 Absolute maximum degraded operating ratings

Under the following deviations to the ratings indicated in *Section 2.3* the L9660 performance is degraded and not meeting the electrical characteristics outlined in *Section 2.4*. The SPI and diagnostics still function but not meet specified electrical parameters.

Symbol	Parameter	Value	Unit
V <sub>DD</sub> <sup>(1)</sup>	Supply voltage	4.5 to 5.5	V
V <sub>SDIAG</sub>	Supply voltage for squib diagnostics	7 to 40	V
V <sub>RES</sub>	VRES voltage (VRES0, VRES1, VRES2, VRES3)	7 to 40	V
VI	Discrete input voltage (RESETB, DEPEN, CS_D, SCLK, MOSI, FEN1, FEN2, IREF)	- 0.3 to (VDD +0.3)	V
V <sub>O</sub>	Discrete output voltage (MISO, AOUT)	-0.3 to (VDD + 0.3)	V
Тj	Junction temperature	-40 to 150	°C

#### Table 4. Absolute maximum degraded operating ratings

1. Exceeding a  $V_{DD}$  of 5.1V during a deployment may cause damage.

## 2.3 Operating ratings

## Table 5. Operating ratings

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	Supply voltage	4.9 to 5.1	V
V <sub>SDIAG</sub>	Supply voltage for squib diagnostics         7 to 37		V
V <sub>RESx</sub>	VRES voltage (VRES0, VRES1, VRES2, VRES3,)	S voltage (VRES0, VRES1, VRES2, VRES3,) 7 to 37	
VI	Discrete input voltage (RESETB, CS_D, SCLK, MOSI, FEN1, FEN2, IREF)	- 0.3 to (V <sub>DD</sub> +0.3)	V
V <sub>O</sub>	Discrete output voltage (MISO, AOUT)	-0.3 to (VDD + 0.3)	V
T <sub>amb</sub>	Ambient temperature	-40 to 95	°C
R <sub>Th j-amb</sub>	Thermal resistance junction to ambient (on FR-4 board)	46	°C/W

## Comments:

VSDIAG supply provides power for squib resistance and HSS diagnostics VDD is used for all internal functions as well as short to battery/ground and high squib resistance diagnostics.



Note: The above is provided for informational purposes only and results in degraded operation. Under the above conditions the SPI is functional as well as diagnostics, though the electrical performance may not conform to the parameters outlined in Section 2.4. Firing requirements as indicated in Section 2.4 may not be met with the conditions above.

## 2.4 Electrical characteristics

## 2.4.1 General

 $\begin{array}{l} 4.9 \ V \leq V_{DD} \leq 5.1 \ V; \ 7 \ V \leq V_{RESX} \leq 37 \ V; \ 7 \ V \leq V_{SDIAG} \leq 37 \ V; \ FEN1 = FEN2 = V_{DD}; \\ R\_REF = 10 \ k\Omega, \ \pm 1 \ \%, \ 100 \ PPM; \ -40 \ ^{\circ}C \leq T_A \leq +95 \ ^{\circ}C; \ unless \ other \ specified. \end{array}$ 

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Osc	Internal oscillator frequency	Tested with 10K, 1%, 100ppm Iref resistor	4.75	-	5.25	MHz
V <sub>RST1</sub>	Internal voltage reset VDD after de-glitch time (t <sub>POR</sub> ) See <i>Figure 6</i>	VDD level for L9660 to report reset condition -deployment drivers are disabled	4.0	-	4.5	v
V <sub>RST2</sub>	Internal voltage reset VDD with no de-glitch time See <i>Figure 6</i>	Guaranteed by design	2.1	-	3.0	v
t <sub>POR</sub>	POR De-glitch timer	Timer for VRST1	5	-	25	μs
		No squib diagnostics. No deployment.	-	-	15	
I <sub>DD</sub>	Input current VDD	Resistance measurement diagnostics with no fault condition present.	-	-	17	mA
		Short to –0.3V on SQL; VRCM active	-	-	35	
		During deployment	-	-	15	
$R_{IREF_H}$	- Resistance threshold IREF	-	-	-	60.0	kΩ
$R_{IREF_L}$		-	2.0	-	-	kΩ
$V_{IH\_RESETB}$		-	-	-	2.0	V
$V_{IL\_RESETB}$	Input voltage threshold RESETB	-	0.8	-	-	V
V <sub>HYS_RST</sub>		-	100	-	300	mV
V <sub>IH_TEST</sub>	Input voltage threshold TEST	Guaranteed by design	-	3.2	-	V
I <sub>TESTPD</sub>	Input pull-down current TEST	-	1.0	-	2.5	mA
I <sub>AOUT_SHRT</sub>	AOUT pin current limit	AOUT short to ground during squib resistance diagnostics	-	-	20	mA
I <sub>RESETPU</sub>	Input pull-up current RESETB	RESETB = VIH to GND	-10	-	-50	μA
I <sub>RESx</sub>	Quiescent current for VRESx during HSS test	Current per pin during HSS test excluding selected channel	-	-	10	μA
V <sub>IH</sub>	Input voltage threshold	Input Logic = 1	-	-	2.0	V
V <sub>IL</sub>	(MOSI, SCLK, CS_D)	Input Logic = 0	0.8	-	-	V
V <sub>HYST</sub>	Input hysteresis (MOSI, SCLK, CS_D)		100	-	300	mV



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
	Input leakage current MOSI, SCLK	VIN = VDD	-	-	1	μA
ILKGD		VIN = 0 to VIH	-1	-	-	μA
I <sub>PU_CS</sub>	Input pull-up current CS_D	VIN = VIH to GND	-10	-	-50	μA
V <sub>OH</sub>	Output voltage MISO	IOH = -800μA	VDD- 0.8	-	-	V
V <sub>OL</sub>		IOL = 1.6mA	-	-	0.4	V
I <sub>HI_Z</sub>	Tri-state current MISO	MISO = VDD	-	-	1	μΑ
		MISO = 0V	-1	-	-	μA

Table 6. General - DC electrical characteristics (continued)

## 2.4.2 Electrical characteristics - Squib deployment drivers and diagnostics

 $\begin{array}{l} \text{4.9 V} \leq \text{V}_{DD} \leq \text{5. 1V}; \ 7 \ \text{V} \leq \text{V}_{RESX} \leq 37 \ \text{V}; \ 7 \ \text{V} \leq \text{V}_{SDIAG} \leq 37 \ \text{V}; \ \text{FEN1} = \text{FEN2} = \text{V}_{DD}; \\ \text{R}_{REF} = 10 \ \text{k}\Omega, \ \pm 1\%, \ 100 \ \text{PPM}; \ \text{-40 \ }^{\circ}\text{C} \leq \text{T}_{A} \leq +95 \ \text{^{\circ}C}; \ \text{C}_{V}\text{RES0\_1} \geq 68n\text{F}; \ \text{C}_{V}\text{RES2\_3} \geq 68n\text{F}; \ \text{unless other specified}. \end{array}$ 

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
General						
I <sub>LKGSQH</sub>	Leakage current SQH	VSDIAG = VDD = 0, VRES = 37V, VSQH = 0V	-	-	50	μA
I <sub>LKGVRES</sub>	Bias current VRESX	VSDIAG = 18V; VDD = 5V; VRES = 37V; SQH shorted to SQL	-	-	10	μΑ
I <sub>LKGSQL</sub>	Leakage current SQL	VSDIAG = VDD = 0, VSQL = 18V	-10	-	10	μΑ
I <sub>PD</sub>	Pull-down current SQL	VSQL = 1.5V to 20V	3.3	-	4.1	mA
V <sub>BIAS</sub>	Diagnostics Bias voltage	Nominal 3.6V	-5%	VDD* 0.72	+5%	V
Short to bat	tery/ground diagnostics - R <sub>sq</sub>	b from 0Ω to Open				
I <sub>SVRCM</sub>	Maximum diagnostics bias current limit	Short to battery or ground test active VSQH = 0V	5	-	20	mA
	Short to battery resistance threshold	Vbatt = 6.5V	1.92	-	3.42	KΩ
R <sub>STB</sub>		Vbatt = 16V	8.61	-	13.98	KΩ
		Vbatt = 20V	11.42	-	18.42	KΩ
I <sub>STB</sub>	Short to battery current threshold	-	0.9	-	1.42	mA
R <sub>STG</sub>	Short to ground threshold	-	1.07	-	2.1	KΩ
I <sub>STG</sub>	Short to ground current threshold	-	1.8	-	3.2	mA



	Test condition	Min.	Тур.	Max.	Unit
Diagnostic delay time	From/CS ↑ until Test Results are Valid, Output voltage change 0V to VDD * 0.72	_	-	300	μs
	$C_{SQHx}$ = 0.12 $\mu$ F $C_{SQLx}$ = 0.12 $\mu$ F				
ing diagnostics					
Diagnostic current into selected VRESx pin during test	Normal conditions	710	-	950	μA
Current during diagnostic	All 4 VRESx pins tied together	710	-	1020	μA
Normal resistance range when running high side safing diagnostics	All 4 VRESx pins tied together	1.4	-	2.5	kΩ
Normal voltage range between VSDIAG and VRESx pin) when running high side safing diagnostics	All 4 VRESx pins tied together	1.0	-	2.5	V
Short voltage threshold between VSDIAG and VRESx pin)	All 4 VRESx pins tied together	0.5	-	1.0	V
Open voltage threshold between VSDIAG and VRESx pin)	All 4 VRESx pins tied together	2.5	-	4.0	V
Diagnostic delay time	From/CS ↑ until test results are valid, C <sub>SQHx</sub> = 0.12µF C <sub>SQLx</sub> = 0.12µF	-	-	500	μs
surement diagnostics (VRES	x)				
Max diagnostic current into V <sub>RESx</sub> pin	Normal Conditions	-	-	50	μA
Low voltage threshold for VRESx pin	-	5.0	-	7	V
High voltage threshold for VRESx pin	-	13.7	-	18.0	V
Diagnostic delay time	From/CS ↑ until test results are valid.	-	-	100	μs
stics					
MOS test max current	Normal conditions	-	-	I <sub>SVRCM</sub>	mA
LS/HS MOS turn off under fault condition	Time is measured from the valid LS/ HS MOS current > 100mA to the LS/HS turn off	-	-	4	μs
	fing diagnostics         Diagnostic current into selected VRESx pin during test         Current during diagnostic         Normal resistance range when running high side safing diagnostics         Normal voltage range between VSDIAG and VRESx pin) when running high side safing diagnostics         Short voltage threshold between VSDIAG and VRESx pin)         Open voltage threshold between VSDIAG and VRESx pin)         Diagnostic delay time         Burement diagnostics (VRES         Max diagnostic current into VRESx pin         Low voltage threshold for VRESx pin         High voltage threshold for VRESx pin         Diagnostic delay time         Stics         MOS test max current         LS/HS MOS turn off under	Diagnostic delay timeare Valid, Output voltage change 0V to VDD * 0.72 C <sub>SQHx</sub> = 0.12µF C <sub>SQLx</sub> = 0.12µFTing diagnosticsNormal conditionsDiagnostic current into selected VRESx pin during testNormal conditionsCurrent during diagnosticAll 4 VRESx pins tied togetherNormal resistance range when running high side safing diagnosticsAll 4 VRESx pins tied togetherNormal voltage transhold between VSDIAG and VRESx pin) when running high side safing diagnosticsAll 4 VRESx pins tied togetherShort voltage threshold between VSDIAG and VRESx pin)All 4 VRESx pins tied togetherOpen voltage threshold between VSDIAG and VRESx pin)All 4 VRESx pins tied togetherDiagnostic delay timeFrom/CS 1 until test results are valid, C <sub>SQLx</sub> = 0.12µF C <sub>SQLx</sub> = 0.12µFDiagnostic delay timeNormal ConditionsImage threshold for VRESx pin-Max diagnostics (VRESx-Max diagnostic current into VRESx pinNormal ConditionsLow voltage threshold for VRESx pin-High voltage thr	are Valid, Output voltage change 0V to VD * 0.72 C <sub>SOHx</sub> = 0.12µF       -         ing diagnostics       -         Diagnostic current into selected VRESx pin during test       Normal conditions       710         Current during diagnostic       All 4 VRESx pins tied together       710         Normal resistance range when running high side safing diagnostics       All 4 VRESx pins tied together       1.4         Normal voltage range between VSDIAG and VRESx pin) when running high side safing diagnostics       All 4 VRESx pins tied together       1.0         Open voltage threshold between VSDIAG and VRESx pin)       All 4 VRESx pins tied together       0.5         Open voltage threshold between VSDIAG and VRESx pin)       All 4 VRESx pins tied together       2.5         Diagnostic delay time       From/CS ↑ until test results are valid, C <sub>SOHx</sub> = 0.12µF       -         Diagnostic delay time       Normal Conditions       -         Max diagnostic current into VRESx pin       Normal Conditions       -         Low voltage threshold for VRESx pin       -       5.0         High voltage threshold for VRESx pin       -       13.7         Diagnostic delay time       From/CS ↑ until test results are valid.       -         LS/HS MOS turn off under       Time is measured from the valid LS/HS MOS current >       -	Diagnostic delay timeare Valid, Output voltage change 0V to VD * 0.72 CSQLx= 0.12µF CSQLx= 0.12µF-Ting diagnosticsNormal conditions710-Diagnostic current into selected VRESx pin during testNormal conditions710-Current during diagnosticAll 4 VRESx pins tied together710-Normal resistance range when running high side safing diagnosticsAll 4 VRESx pins tied together1.4-Normal voltage range between VSDIAG and VRESx pin) when running high side safing diagnosticsAll 4 VRESx pins tied together0.5-Open voltage threshold between VSDIAG and VRESx pin)All 4 VRESx pins tied together0.5-Open voltage threshold between VSDIAG and VRESx pin)From/CS 1 until test results are valid, CSQLx= 0.12µF CSQLx= 0.12µFDiagnostic delay timeFrom/CS 1 until test results are valid, CSQLx= 0.12µFDiagnostic delay timeNormal ConditionsMax diagnostic current into VRESx pinNormal ConditionsLow voltage threshold for VRESx pin-5.0-Low voltage threshold for VRESx pinLow voltage threshold for VRESx pinLow voltage threshold for VRESx pinLow voltage threshold for VRESx pinLow voltage threshold for VRESx pinLighto todage threshold for VRESx pin<	are Valid, Output voltage change 0V to VDD * 0.72 C <sub>SOHx</sub> = 0.12µF C <sub>SOLx</sub> = 0.12µF     -     . <t< td=""></t<>

 Table 7. Squib deployment drivers and diagnostics - DC electrical characteristics (continued)



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t <sub>FETtimeout</sub>	FET time-out	Normal Conditions	-	-	100	μs
High squib re	esistance diagnostics		<b></b>			
R <sub>SQHIZ</sub>	High load resistance threshold	-	1.07	-	2.1	kΩ
I <sub>HR</sub>	High resistance current threshold	-		I <sub>STG</sub>		mA
<sup>t</sup> DIAGTIMEOUT	MOS diagnostic delay time	From/CS ↑ until test results are valid, CsoHx = 0.12µF CsoLx = 0.12µF	-	-	300	μs
Squib resista	nce diagnostics					
V <sub>OH</sub>		High saturation voltage; I <sub>AOUT</sub> = -500µA	VDD- 0.2	-	-	V
V <sub>OL</sub>	Output voltage AOUT	Low Saturation Voltage; I <sub>AOUT</sub> = +500µA	-	-	0.2	V
	Tri-State Current AOUT	AOUT = VDD	-	-	1	μA
Ι <sub>Ζ</sub>		AOUT = 0V	-1	-		μA
R <sub>SQB RANGE</sub>	Load resistance range	-	0	-	10.0	Ω
	Resistance measurement analog output tolerance	$0\Omega \leq R_{SQB} < 3.5\Omega$	V <sub>AOUT</sub> - 0.095V	-	V <sub>AOUT</sub> + 0.095V	V
$V_{AOUT}$ $V_{AOUT} = VDD \cdot \begin{bmatrix} 1 \\ 9.75 \end{bmatrix}$	$V_{AOUT} = VDD \cdot \left[\frac{1}{9.75} + \left(0.08 \cdot \frac{R_{SQB}}{\Omega}\right)\right]$	$3.5\Omega \le R_{SQB} \le 10\Omega$	V <sub>AOUT</sub> . 0.95V	-	V <sub>AOUT</sub> . 1.05V	V
I <sub>SRC</sub>	Resistance measurement current source	$V_{DD}$ = 5.0V; $V_{SDIAG}$ = 7.0V to 37V	38	-	42	mA
I <sub>SINK</sub>	Resistance measurement current sink	IPD OFF, VSQLx = 4 V	45	-	57	mA
I <sub>SLEW</sub>	Rmeas current di/dt	30% - 70% of ISRC	2	-	11	mA/μs
V <sub>cmpr</sub>	Voltage threshold on squib pin to shutdown ISRC	-	2.65	-	3.25	V
t <sub>isrcshtdwn</sub>	Shutdown time	Guaranteed by design	-	-	30	μs
VLSDrsqb	LSD (V_SQL) voltage during resistance measure	-	0.8	-	2.2	V
t <sub>R_WAIT</sub>	Rmeas wait time	Wait time before AOUT voltage is stable for ADC reading R AOUT= $5.1k\Omega$ ; C <sub>AOUT</sub> =10nF	-	-	300	μs
FENx input p	ins					
t <sub>FENfilter</sub>	Minimum pulse width	-	12	-	16	μs
I <sub>FENPD</sub>	Internal pull-down current	VIN = VIL to VDD	20	-	50	μA

### Table 7. Squib deployment drivers and diagnostics - DC electrical characteristics (continued)



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V <sub>FENLO</sub>	Input low voltage threshold	-	0.8	-	-	V
V <sub>FENHI</sub>	Input high voltage threshold	-	-	-	2.0	V
T <sub>FENLATCH</sub>	FEN Latch timer	-	0	-	512	ms
t <sub>FLACC</sub>	FEN latch timer accuracy	-	- 20%	-	20	%
Deployment	drivers					
TRESOLUTION	Diagnostic timing / resolution	$I_{HS} \ge I_{MEAS},$	22.5	25	27.5	μs
T <sub>ACCURACY</sub>	Diagnostic time accuracy	0s ≤ T <sub>MEASURE_TIME</sub> ≤ 3.7ms C <sub>SQUIB_HI</sub> = 0.12μF C <sub>SQUIB_LO</sub> = 0.12μF	-	-	2	LSB
I <sub>MEAS</sub>	High side driver current limit detect threshold	Guaranteed by design	I <sub>HSX</sub> x 0.90	-	l <sub>HSX</sub> x 0.99	А
R <sub>DSonTOTAL</sub>	Total high and low side MOS on resistance	High side MOS + low side MOS D9:D8="11"; V <sub>RES</sub> = 7V; I = 1.6A @95°C	-	-	2.0	Ω
R <sub>DSonHS</sub>	High side MOS on resistance	D9:D8="11"; VRES = 7V;	-	0.3	0.8	Ω
R <sub>DSonLS</sub>	Low side MOS on resistance	$T_{amb} = 95^{\circ}C; IVRES = 1.6A;$	-	0.6	1.2	Ω
I <sub>HS_12A</sub>		Configuration mode 1 bits D9:D8="00" SQHx shorted to ground; V <sub>RES</sub> = 7 to 37V	1.21	-	1.47	A
I <sub>HS_15A</sub>	High side deployment current limit	Configuration Mode 1 bits D9:D8="01" SQHx shorted to ground; V <sub>RES</sub> = 7 to 25V	1.51	-	1.85	A
I <sub>HS_175A</sub>		Configuration Mode 1 bits D9:D8="11" SQHx shorted to ground; V <sub>RES</sub> = 7 to 37V	1.76	-	2.14	A
t <sub>ILIM</sub>	Low side MOS shutdown under short to battery	V <sub>sqblo</sub> =18V	90	-	110	μs
I <sub>LS</sub>	Low side MOS current limit		2.2	-	4.0	А
t <sub>settle</sub>	Firing current settling time	Time from fire command CS_D rising edge to where firing current remains within specified limits $C_{SQUIB_HI} = 0$ to $0.12\mu$ F $C_{SQUIB_LO} = 0$ to $0.12\mu$ F	-	-	150	μs



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
tDEPLOY-2ms	Deployment time	$\label{eq:VRES} \begin{array}{l} VRES = 7Vto \; 37@ \; I_{HS\_12A} \\ VRES = 7Vto \; 25@ \; I_{HS\_15A} \\ For \; I_{HS\_12A} \; and \; I_{HS\_15A} \\ Firing \; current \; measured \\ from \; CS\_D \; rising \; edge \end{array}$	2.15	-	2.5	ms
t <sub>DEPLOY-1ms</sub>		V <sub>RES</sub> = 7Vto 37V For I <sub>HS_175A</sub> Firing current measured from CS_D rising edge	1.15	-	1.40	ms
t <sub>DEPLOY</sub> - 0.65ms		V <sub>RES</sub> = 7Vto 37V For I <sub>HS_175A</sub> Firing current measured from CS_D rising edge	0.65	-	0.85	ms

Table 7. Squib deployment drivers and diagnostics - DC electrical eherosterictics (continued)	
Table 7. Squib deployment drivers and diagnostics - DC electrical characteristics (continued)	




Figure 3. MOS settling til	me and turn-on time 2
----------------------------	-----------------------




## 2.4.3 SPI timing

All SPI timing is performed with a 150 pF load on MISO unless otherwise noted.

 $4.9V \leq V_{DD} \leq 5.1V;~7V \leq V_{RESX} \leq 37V;~7V \leq V_{SDIAG} \leq 37V;~(FEN1 = FEN2 = V_{DD};$  R\_REF = 10K $\Omega,$  ±1%, 100PPM; -40°C  $\leq T_A \leq$  +95°C; C\_VRES0\_1  $\geq 68nF;~C_VRES2_3 \geq 68nF;~unless other specified.$ 


No.	Symbol	Parameter	Min.	Тур.	Max.	Unit
-	fop	Transfer frequency	dc	-	5.50	MHz
1	tsck	SCLK Period	181	-	-	ns
2	tlead	Enable Lead Time	65	-	-	ns
3	tlag	Enable Lag Time	50	-	-	ns
4	tSCLKHS	SCLK, High Time	65	-	-	ns
5	<b>t</b> SCLKLS	SCLK, Low Time	65	-	-	ns
6	tsus	MOSI, Input Setup Time	20	-	-	ns
7	tHS	MOSI, Input Hold Time	20	-	-	ns
8	tA	MISO, Access Time	-	-	60	ns
9	tDIS (1)	MISO, Disable Time	-	-	100	ns
10	tvs	MISO, Output Valid Time	-	-	60	ns
11	tHO <sup>(1)</sup>	MISO, Output Hold Time	0	-	-	ns
12	tRO	Rise Time (Design Information)	-	-	30	ns
13	tFO	Fall Time (Design Information)	-	-	30	ns
14	tcsn	CS_D, Negated Time	640	-	-	ns
15	<b>t</b> CLKN	Time between CS rising edge and first transition of SCLK must be higher than tCLKN. It happens when multiple devices are connected to the same SCLK and MOSI but with different chip select.	500	-	-	ns

 Parameters t<sub>DIS</sub> and t<sub>HO</sub> shall be measured with no additional capacitive load beyond the normal test fixture capacitance on the MISO pin. Additional capacitance during the disable time test erroneously extends the measured output disable time, and minimum capacitance on MISO is the worst case for output hold time.



#### Figure 4. SPI timing diagram





# 57

## 3 Functional description

## 3.1 Overview

The L9660 is an integrated circuit to be used in air bag systems. Its main functions include deployment of air bags. The L9660 supports 4 deployment loops.

## 3.2 General functions

## 3.2.1 Power on reset (POR)

The ASIC has a power on reset (POR) circuit, which monitors VDD voltage. When VDD voltage falls below  $V_{RST1}$  for longer than or equal to  $t_{POR}$ , all outputs are disabled and all internal registers are reset to their default condition. A second reset level,  $V_{RST2}$ , also monitors VDD but uses no filter time, so all outputs are disabled and all internal registers are reset to their default condition when VDD falls below the reset threshold.




Figure 6. POR timing

## 3.2.2 RESETB

The RESETB pin is active low. The effects of RESETB are similar to those of a POR event, except during a deployment. When a deployment is in-progress, the L9660 ignore the RESETB signal.

However, it shuts itself down as soon as it detects a POR condition. When the deployment is completed and RESETB signal is asserted, the L9660 disables its outputs and reset its internal registers to their default states.

A de-glitch timer is provided for the RESETB pin. The timer protects this pin against spurious glitches. The L9660 neglects RESETB signal if it is asserted for shorter than tGLITCH. RESETB has an internal pull-up in case of an open circuit.



## 3.2.3 Reference resistor

IREF pin shall be connected to VDD supply through a resistor, RIREF. When the L9660 detects the resistor on IREF pin is larger than RIREF\_H or smaller than RIREF\_L, it goes into a reset condition. All outputs are disabled and all internal registers are reset to their default conditions.

## 3.2.4 Loss of ground

#### GND

When the GND pin is disconnected from PC-board ground, the L9660 goes in reset condition. All outputs are disabled and all internal registers are reset to their default conditions.

#### GND0-GND3

A loss of power-ground (GND0 – GND3) pin/s disables the respective low side driver/s on SQLx. However, the high side driver of the respective channel is still able to be turned on. Thus under the scenario where the low side is shorted to ground the L9660 is able to provide the programmed firing current for the specified time.

An open GNDx connection on any channel has no affect on the other channels. An open GNDx condition is detected using the low side MOS diagnostics.

#### AGND

The AGND pin is a reference for AOUT pin. When AGND loses its connection, the voltage on AOUT pin is pulled up to VDD voltage and L9660 goes in reset condition. All outputs are disabled and all internal register are reset to their default conditions.

## 3.2.5 VRESx capacitance

To properly ensure all diagnostics functions a typical capacitor of equal to or greater than 68nF is required close to the firing supply pins. Thus a minimum of 2 capacitors are required with one placed close to the VRES0 and VRES1 pins and a second capacitor close to the VRES2 and VRES3 pins.

## 3.2.6 Supply voltages

The primary current sources for the different functions of the ASIC are as follows:

- VRESx Firing currents along with HSS and HS FET diagnostic currents
- VSDIAG Squib resistance and HSS diagnostics
- VDD is used for all internal functions as well as short to battery/ground and high squib resistance diagnostics.

## 3.2.7 Ground connections

GND pin (6) is not connected internally to other ground pins (AGND or power ground GNDx). A ground plane is needed to directly connect the GND pin. This ground plane needs to be isolated from the high current ground for the squib drivers to prevent voltage shifts.

AGND pin should be connected to ground plane too to minimize drop versus ground reference of ADC that capture AOUT voltage.



## 3.3 Serial peripheral interface (SPI)

The L9660 contains one serial peripheral interface for control of the squib functions. The following table shows features that are accessed/controlled by the SPI.

Function	Pin names	Features accessed
Squib diagnostic and deployment SPI	SCLK MISO MOSI CS_D	All Squib Diagnostics; Squib related status information; Squib Arming and Firing; Software Reset; Component ID & Revision

Table 9. Features that are accessed/controlled for the SPI

The software reset accessed over SPI is resets squib functions. The L9660 has a counter to verify the number of clocks in SCLK. If the number of clocks in SCLK is not equal to 16 clocks while CS\_D is asserted, it ignores the SPI message and sends a SPI fault response. L9660 computes SPI error length flag through counting the number of SCLK rising edges occurring when CS\_D is active. If the first SCLK rising edge occurs when CS\_D is inactive and the falling edge occurs when CS\_D is low, it is considered as valid edge.

MOSI commands contain several unused bits, all those bits must be 0. Commands are not recognized valid if one or more unused bits are not 0.

## 3.3.1 SPI pin descriptions

## Chip select (CS\_D)

Chip-select inputs select the L9660 for serial transfers. CS\_D can be asserted at any given time and are active low. When chip-select is asserted, the respective MISO pin is released from tri-state mode, and all status information is latched into the SPI shift register. While chip-select is asserted, register data is shifted into MOSI pin and shifted out of MISO pin on each subsequent SCLK. When chip-select is negated, MISO pin is tri-stated. To allow sufficient time to reload the registers; chip-select pin shall remain negated for at least tCSN. The chip-select inputs have current sinks which pull these pins to the negated state when there is an open circuit condition. These pins have TTL level compatible input voltages allowing proper operation with microprocessors using a 3.3 to 5.0 volt supply.

### Serial clock (SCLK)

SCLK input is the clock signal input for synchronization of serial data transfer. This pin has TTL level compatible input voltages allowing proper operation with microprocessors using a 3.3 to 5.0 volt supply. When chip select is asserted, both the SPI master and L9660 latch input data on the rising edge of SCLK. The L9660 shifts data out on the falling edge of SCLK.

### Serial data output (MISO)

MISO output pins shall be in one tri-state condition when chip select is negated. When chip select is asserted, the MSB is the first bit of the word/byte transmitted on MISO and the LSB is the last bit of the word/byte transmitted. This pin supplies a rail to rail output, so if interfaced to a microprocessor that is using a lower VDD supply, the appropriate microprocessor input pin shall not sink more than  $I_{OH(min)}$  and shall not clamp the MISO output voltage to less than  $V_{OH(min)}$  while MISO pin is in a logic "1" state. When connecting to a micro using a lower supply, such as 3.3V, a resistor divider shall be used with high enough impedance to prevent excess current flow.



#### Serial data input (MOSI)

MOSI inputs take data from the master processor while chip select is asserted. The MSB shall be the first bit of each word/byte received on MOSI and the LSB shall be the last bit of each word/byte received.

This pin has TTL level compatible input voltages allowing proper operation with microprocessors using a 3.3 to 5.0 volt supply.

## 3.4 Squib drivers

## 3.4.1 Firing

The on-chip deployment drivers are designed to deliver 1.2 A (min) for 2ms (min) and 1.75A (min) for 1ms (min) and 1.75A (min) for 0.65ms (min) with VRESx voltages between 7V and 37 V. In addition the L9660 can provide 1.5A minimum for 2ms for VRESx voltages between 7V and 25V. The firing condition is selectable via the SPI. At the end of a deployment, a deploy success flag is asserted and can be read using the appropriate SPI command. Each VRESx and GNDx connection is used to accommodate 4 loops that can be deployed simultaneously.

Upon receiving a valid deployment condition, the respective SQHx and SQLx drivers are turned on. The only other activation of the SQHx and SQLx drivers is momentarily during a MOS diagnostic. Otherwise, SQHx and SQLx are inactive under any normal, fault, or transient conditions. Upon a successful deployment of the respective SQHx and SQLx drivers, a deploy command success flag is asserted via SPI. Refer to *Figure 8* for the valid conditions and the deploy success flag timing.






Figure 7. Deployment drivers diagram

The L9660 is protected against inadvertent turn on of the firing drivers unless the appropriate conditions are present. Non-typical conditions do not cause driver activation. This includes the case where VRESx and/or VSDIAG pins are connected to a supply up to 40V and VDD is between 0V and VDD min. Under these conditions the L9660 ensures that driver activation does not occur. No flow of current shall be allowed through the SQHx and SQLx pins.

#### **Driver activation**


The firing of a squib driver requires the appropriate FEN function to be active and two separate sixteen bit writes be made over the SPI. The FEN function is defined as the result of the FENx pin OR'd with the internal FENx latch. The FENx pin going high initiates the FEN function. With the FEN 1 function being active and the appropriate Arm and Fire commands sent then Squib\_0 & 1 drivers would be activated. With the FEN 2 function being active and the appropriate Arm and Fire commands sent then Squib\_0 & 1 drivers would be activated. With the FEN 2 function being active and the appropriate Arm and Fire commands sent then Squib\_2 & 3 drivers would be activated.

The first write is to ARM the drivers in preparation of receiving the fire command. The ARM command stops on all channels any diagnostics that are active. Any combination of squibs can be armed. The second write is a FIRE command that must directly follow the ARM command and that activates the desired driver pairs assuming the FEN function is valid. If there is a parity mismatch the data bits are ignored and the squib drivers do not have their status changed, and the two write sequence must then be started again. If there is a mismatch in channels selected then only those channels selected in both the Arm and Fire commands are activated.



During the first write, when the drivers are armed, all diagnostic functions are cleared. The FIRE command must follow the ARM command along with the FEN function active for driver activation. If a command is between the ARM and FIRE command then the sequence must be restarted. An error response is received for the Fire command if the ARM/FIRE sequence is not followed.

The ARM/FIRE commands and FEN function are independent from each other. The L9660 begins the  $t_{DEPLOY}$  timer once a valid ARM/FIRE sequence has been received. If a valid ARM/FIRE command has been sent and the FEN function is inactive then the drivers are not activated but the  $t_{DEPLOY}$  timer starts. If the FEN function becomes active before  $t_{DEPLOY}$  has expired then the drivers become active for the full  $t_{DEPLOY}$  time. If the FEN does not become active before  $t_{DEPLOY}$  has expired then the drivers become active then the sequence needs to be restarted. A diagram illustrating this is shown in *Figure 8*.





Only the channels selected in the ARM and, directly following, the FIRE command are activated.

By reading the appropriate registers a status of the deployment is provided. If a valid Arm/Fire sequence has been provided the status flag becomes active. This flag remains active for as long as the  $T_{DEPLOY}$  timer is counting. Depending on the state of the FEN function the DEPLOY\_STATUS flag is active a minimum of  $T_{DEPLOY}$  and a maximum of 2 x  $T_{DEPLOY}$ . If driver activation did occur (both a valid Arm/Fire sequence and the appropriate FEN function active within the appropriate time) then the DEPLOY\_SUCCESS flag is active following the completion of the driver activation period. This flag is active until cleared by software. If a valid Arm/Fire sequence did occur but the FEN function was never activated within the T\_{DEPLOY} time then the DEPLOY\_SUCCESS flag remains '0'.

Once the Deploy Success Flag is set, it inhibits the subsequent deployment command until a SPI command to clear this deployment success flag is received. Bits D7 through bit D0 are used to clear/keep the deploy success flag. When these bits are set to '1,' the flag can be



cleared. Otherwise, the state of these flags is not affected. The Success flag must be cleared to allow re-activation of the drivers.

During driver activation the respective high side (SQHx) and low side (SQLx) drivers turn on for  $t_{\mbox{\scriptsize DEPLOY}}$ 

L9660 driver activation does not occur or, if firing is in process, is terminated under the following conditions:

- Power On Reset (POR)
- IREF resistance is larger than RIREF\_H or smaller than RIREF\_L
- Loss of ground condition on GND pin

The following conditions are ignored when driver activation is in progress:

- RESETB
- Valid soft reset sequences
- SPI commands except as noted below. Response for ignored commands is 0xD009
- FEN function

The following table shows the response when sending SPI commands during deployment.

SPI MOSI	SPI MISO	Response			
Configuration Commands	SPI fault response	MOSI register mode messages are ignored			
Deployment Commands	Command mode	Execute for channels not in deployment; no effect to deploying channel			
Diagnostic Commands	SPI fault response	MOSI diagnostic mode messages are ignored			
Monitor Commands	Status response	Execute for all channels			

Table 10. SPI MOSI/MISO response

Note 1: SPI MISO sent in the next SPI transmission.

The L9660 can only deploy a channel when the FEN function is active. Once the drivers are active the L9660 keeps the drivers on for the required duration regardless of the FEN state. Once complete a status bit is set to indicate firing is complete.

## 3.4.2 Firing current measurement

All channels have a 7 bit current measurement register that is used to measure the amount of time the current is above I<sub>MEAS</sub> during firing. The maximum measurement for each channel is 3.175ms nominal based on a bit weight of 25µs. The current measurement register does not increment outside the deployment time. The current measurement begins incrementing once the current has exceeded 95% of the nominal target value. The count continues to increment from the stored value until either a clear command has been issued for that channel or all '1's are present in the corresponding channel measurement register. If all '1's are present for a channel's measurement register and another firing sequence has been issued the register remains all '1's. Only if a clear command has been issued that particular register resets to all '0's. All other channels shall keep the stored measurement count. During firing the current measurement register cannot be cleared. After a clear command has been issued for a channel then the channel is ready to count if the current exceeds the specified level. After a POR or software reset the L9660 resets all 4 measurement registers to all '0's.



A "real-time" current measurement status of all the channels is available. If a current limit status request is sent then the L9660 reports in the next SPI transfer whether the current is above or below IMEAS for each of the channels. The current status results can be read at any time and correctly reports whether current is flowing. The content of the internal current status register is captured on the falling edge of chip select during the SPI response. The internal status register is updated at a nominal sample time of 25  $\mu$ s and is independent from SPI transfers.

For this circuit there is a continuously performed compensation of the comparator in order to remove offset errors, which is independent from SPI commands. The compensation is being performed every 12.8  $\mu$ s based on the internal clock.

## 3.4.3 Fire enable (FEN) function description

The Fire Enable (FEN) function is the result of the FENx input OR'd with the internal FEN latch. If the FEN latch is not enabled and the FENx pin is low then activations of the FET drivers are disabled except as indicated during the MOS test. All internal diagnostics are active, and results are available through the serial interface. This pin must be pulled high to initiate the FEN latch function (if programmed) and enable firing of the FET drivers.

There are two FEN function blocks

- FEN Function 1 is FEN1 input OR'd with FEN1 latch timer and used for enabling channels 0 & 1
- FEN Function 2 is FEN1 input OR'd with FEN2 latch timer and used for enabling channels 2 & 3

The FEN function is considered active when the pin is active ('1' or high) for more than 12 microseconds. Tolerance range for the filter used is 12 to 16  $\mu$ s.

When the FENx input is active, '1', the FEN function activates. When the FENx input state transitions from '1' to '0', the programmable latching function holds the FEN function active until the time-out of the FEN timer. The programmable latch and hold function are capable of delays of 0ms, 128ms, 256ms, and 512ms. There are 2 independent timers with the timer for FEN1 associated with channels 0 & 1, timer for FEN2 associated with channels 2 & 3. The timer is reset to the programmed time when the FENx pin transitions from '0' to '1'. The programmable counter delay is set through a SPI command.

## 3.4.4 Squib diagnostics

#### Overview

The ASIC is able to perform the following diagnostics

- Short to battery and ground on both SQHx and SQLx pins with or without a squib
- Loop to loop diagnostics
- Squib resistance measurement
- Squib High resistance
- High side safing FET diagnostics
- VRESx voltage status
- High and low side FET diagnostics

Below is a block diagram showing the components involved in the squib diagnostics.

