



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832


Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## Octal squib driver and quad Manchester/PSI5 encoded sensor interface ASIC for safety application

Datasheet - production data



### Features

- 8 deployment drivers with SPI selectable firing current and times
- Capability to deploy the squib with 1.2 A (min)/2 ms, 1.75 A (min)/1.0 ms and 1.75 A (min)/0.65 ms between VRES of 7 V to 37 V
- Capability to deploy the squib with 1.5 A (min)/2 ms between VRES of 7 V to 25 V
- Firing capability to deploy all channels simultaneously
- Independently controlled high-side and low-side MOS for diagnosis
- Analog output available for resistance measurement
- Squib short to ground, short to battery and MOS diagnostic available on SPI register
- Capability to deploy the squib the low side MOS is shorted to ground
- 4 Fire enable inputs
- Interface with 4 satellite sensors
- Programmable independent current trip points for each satellite channel
- Support Manchester 1 or 2 protocol for satellite sensors
- Support PSI5 (Parity) protocol for satellite sensors (reference PSI5 technical specification V 1.2 /14.06.07)
- Support for Sync pulse and minibus for satellites
- Supports for variable bit rate detection
- Independent current limit and fault timer shutdown protection for each satellite output
- Short to ground and short to battery detection and reporting for each satellite channel
- 2 independent SPI interfaces
- 5.5 MHz SPI interface
- Satellite message error detection
- Hall effect sensor support on satellite channels 3 and 4.
- Low voltage internal reset
- 2 kV ESD capability on all pins
- Package: LQFP64
- Technology: ST Proprietary BCD5

### Description

The device is intended to deploy up to 8 squibs and to interface up to 4 satellites. 2 satellite interfaces can be used to interface Hall sensors. Squib drivers are sized to deploy 1.2 A minimum for 2 ms, 1.75 A minimum for 1 ms and 1.75 A minimum for 0.65 ms during load dump along with 1.5 A minimum for 2 ms for VRES voltages less than 25 V.

Full diagnostic capabilities of the squib interface are provided. Satellite interfaces support Manchester 1, 2 and PSI5 decoding with variable bit rate.

**Table 1. Device summary**

| Order code | Amb. temp range, °C | Package | Packing     |
|------------|---------------------|---------|-------------|
| L9662      | -40 to +85          | LQFP64  | Tray        |
| L9662TR    |                     |         | Tape & Reel |

# Contents

- 1      Block diagram and pin description ..... 7**
  - 1.1    Block diagram ..... 7
  - 1.2    Pin description ..... 8
  
- 2      Electrical specifications ..... 10**
  - 2.1    Absolute maximum ratings ..... 10
  - 2.2    Absolute maximum degraded operating ratings ..... 11
  - 2.3    Operating ratings ..... 12
  - 2.4    Electrical characteristics ..... 12
    - 2.4.1    General ..... 12
    - 2.4.2    Electrical characteristics - Squib deployment drivers and diagnostics .. 14
    - 2.4.3    Electrical characteristics - Satellite interface ..... 19
    - 2.4.4    SPI timing ..... 24
  
- 3      Functional description ..... 26**
  - 3.1    Overview ..... 26
  - 3.2    General functions ..... 26
    - 3.2.1    Power on reset (POR) ..... 26
    - 3.2.2    RESETB ..... 26
    - 3.2.3    Reference resistor ..... 27
    - 3.2.4    Loss of ground ..... 27
    - 3.2.5    VRESx capacitance ..... 27
    - 3.2.6    Supply voltages ..... 27
    - 3.2.7    Ground connections ..... 27
  - 3.3    Serial peripheral interface (SPI) ..... 28
    - 3.3.1    SPI pin descriptions ..... 28
  - 3.4    Squib drivers ..... 29
    - 3.4.1    Firing ..... 29
    - 3.4.2    Firing current measurement ..... 33
    - 3.4.3    Fire enable (FEN) function description ..... 33
    - 3.4.4    Squib diagnostics ..... 34
    - 3.4.5    SPI register definition for squib functions ..... 39
    - 3.4.6    Satellite sensor interface ..... 55

---

|          |       |   |           |
|----------|-------|---|-----------|
|          | 3.4.7 | SPI register definition for satellite functions ..... | 65        |
| <b>4</b> |       | <b>Package information .....</b>                      | <b>77</b> |
|          | 4.1   | LQFP64 (10x10x1.4 mm) package information .....       | 77        |
| <b>5</b> |       | <b>Revision history .....</b>                         | <b>79</b> |

## List of tables

|           |  |    |
|-----------|--|----|
| Table 1.  | Device summary . . . . .   | 1  |
| Table 2.  | Pin description . . . . .  | 8  |
| Table 3.  | Absolute maximum ratings . . . . .   | 10 |
| Table 4.  | Absolute maximum degraded operating ratings . . . . .                              | 11 |
| Table 5.  | Operating ratings . . . . .  | 12 |
| Table 6.  | General - DC electrical characteristics . . . . .                                  | 12 |
| Table 7.  | Squib deployment drivers and diagnostics - DC electrical characteristics . . . . . | 14 |
| Table 8.  | Satellite interface - DC electrical characteristics. . . . .                       | 19 |
| Table 9.  | SPI timing - DC electrical characteristics . . . . .                               | 24 |
| Table 10. | Features that are accessed/controlled for each of the SPIs . . . . .               | 28 |
| Table 11. | SPI1 MOSI/MISO response . . . . .  | 33 |
| Table 12. | How faults shall be interpreted . . . . .  | 36 |
| Table 13. | High side safing diagnostics . . . . .   | 38 |
| Table 14. | Voltage measurement diagnostics . . . . .  | 38 |
| Table 15. | MISO responses to various events . . . . .   | 39 |
| Table 16. | Command description summary . . . . .  | 40 |
| Table 17. | Configuration mode 1 . . . . .   | 41 |
| Table 18. | Configuration mode 2 . . . . .   | 42 |
| Table 19. | Deployment mode 1 bit definition . . . . .   | 43 |
| Table 20. | Deployment mode 2 bit definition . . . . .   | 44 |
| Table 21. | Diagnostic selection . . . . .   | 47 |
| Table 22. | Diagnostic mode LS FET selection. . . . .  | 47 |
| Table 23. | Diagnostic mode HS FET selection . . . . .   | 47 |
| Table 24. | Diagnostic mode HSS selection . . . . .  | 48 |
| Table 25. | Diagnostic mode VRESx selection . . . . .  | 48 |
| Table 26. | Channel selection . . . . .  | 49 |
| Table 27. | MOSI diagnostic mode 2 bit definition . . . . .                                    | 50 |
| Table 28. | DEPLOY_STATUSx flag and the DEPLOY_SUCCESSx flag conditions. . . . .               | 51 |
| Table 29. | MOSI monitor mode 2 Bit definition . . . . .                                       | 52 |
| Table 30. | Current measurement channel selections . . . . .                                   | 52 |
| Table 31. | MOSI monitor mode 3 bit definition. . . . .  | 53 |
| Table 32. | MOSI monitor mode 3 bit definition. . . . .  | 55 |
| Table 33. | MCR and CCR settings based on the interfacing to a sensor or satellite . . . . .   | 64 |
| Table 34. | SPI register definition . . . . .  | 65 |
| Table 35. | Commands/positions sent out on MOSI along with responses. . . . .                  | 66 |
| Table 36. | MOSI MCR bit definition . . . . .  | 67 |
| Table 37. | Sync pulse high time selections . . . . .  | 68 |
| Table 38. | Configuration of the IF3/V3 pin . . . . .  | 68 |
| Table 39. | MOSI CCR bit definition . . . . .  | 69 |
| Table 40. | MISO responses with D14=0 (Data register selection). . . . .                       | 70 |
| Table 41. | Protocol A/B mode configuration . . . . .  | 72 |
| Table 42. | PSI5 – parity protocol (Set in MCR D13:D10). . . . .                               | 72 |
| Table 43. | Default speed . . . . .  | 73 |
| Table 44. | On/off condition for satellite and decoder . . . . .                               | 73 |
| Table 45. | Current range supported. . . . .   | 73 |
| Table 46. | CCR D14 definition . . . . .   | 74 |
| Table 47. | First response from the ASIC over SPI2e. . . . .                                   | 76 |
| Table 48. | LQFP64 (10x10x1.4 mm) package mechanical data . . . . .                            | 78 |

Table 49. Document revision history. . . . . 79


## List of figures

|            |   |    |
|------------|---|----|
| Figure 1.  | Block diagram . . . . .   | 7  |
| Figure 2.  | MOS settling time and turn-on time 2 . . . . .                    | 19 |
| Figure 3.  | Sync pulse diagram . . . . .                                      | 23 |
| Figure 4.  | SPI timing diagram . . . . .                                      | 25 |
| Figure 5.  | MISO Loading for Disable Time Measurement. . . . .                | 25 |
| Figure 6.  | POR timing . . . . .  | 26 |
| Figure 7.  | Deployment drivers diagram. . . . .                               | 30 |
| Figure 8.  | Driver activation timing diagram . . . . .                        | 32 |
| Figure 9.  | Squib diagnostics block diagram . . . . .                         | 35 |
| Figure 10. | Transmission in asynchronous mode . . . . .                       | 56 |
| Figure 11. | Synchronization pulse timing (single device) . . . . .            | 57 |
| Figure 12. | Synchronization pulse timing (mini bus) . . . . .                 | 57 |
| Figure 13. | High voltage mode communication. . . . .                          | 58 |
| Figure 14. | Manchester-1/2 decoding diagram . . . . .                         | 58 |
| Figure 15. | Example of Manchester decoding using satellite protocol . . . . . | 60 |
| Figure 16. | Satellite protocol-A . . . . .                                    | 61 |
| Figure 17. | Generic satellite protocol . . . . .                              | 61 |
| Figure 18. | PSI5 – parity satellite protocol . . . . .                        | 62 |
| Figure 19. | Data buffer / data transfer diagram . . . . .                     | 63 |
| Figure 20. | Satellite SPI transfer during normal operation diagram . . . . .  | 66 |
| Figure 21. | Combination errors diagram . . . . .                              | 76 |
| Figure 22. | LQFP64 (10x10x1.4 mm) package outline . . . . .                   | 77 |

# 1 Block diagram and pin description

## 1.1 Block diagram

Figure 1. Block diagram



## 1.2 Pin description

**Table 2. Pin description**

| Pin Number | Pin name | Description                             | I/O type | Reset state |
|------------|----------|---|----------|-------------|
| 1          | MISO     | SPI Data Out                            | Output   | Hi-Z        |
| 2          | MISO_S   | Satellite SPI Data Out                  | Output   | Hi-Z        |
| 3          | FEN1     | Fire Enable for Channels 0 and 1        | Input    | Pulldown    |
| 4          | FEN2     | Fire Enable for Channels 2 and 3        | Input    | Pulldown    |
| 5          | RESETB   | Reset pin                               | Input    | Pullup      |
| 6          | GND      | Ground (Analog & Digital)               | -        | -           |
| 7          | VDD      | VDD Supply Voltage                      | Input    | -           |
| 8          | FEN3     | Fire Enable for Channels 4 and 5        | Input    | Pulldown    |
| 9          | FEN4     | Fire Enable for Channels 6 and 7        | Input    | Pulldown    |
| 10         | INITSYNC | Initiate Sync Pulse                     | Input    | Pulldown    |
| 11         | CS_S     | SPI Chip Select for Satellite Interface | Input    | Pullup      |
| 12         | CS_D     | SPI Chip Select for Deployment Driver   | Input    | Pullup      |
| 13         | MOSI     | SPI Data In                             | Input    | Hi-Z        |
| 14         | MOSI_S   | Satellite SPI Data In                   |          |             |
| 15         | SCLK_S   | Satellite SPI Clock                     |          | Hi-Z        |
| 16         | SCLK     | SPI Clock                               | Input    | Hi-Z        |
| 17         | GND4     | Power Ground for Loop Channel 4         | -        | -           |
| 18         | SQL4     | Low Side Driver Output for Channel 4    | Output   | Pulldown    |
| 19         | SQH4     | High Side Driver Output for Channel 4   | Output   | Hi-Z        |
| 20         | VRES4    | Reserve Voltage for Loop Channel 4      | Input    | -           |
| 21         | VRES5    | Reserve Voltage for Loop Channel 5      | Input    | -           |
| 22         | SQH5     | High Side Driver Output for Channel 5   | Output   | Hi-Z        |
| 23         | SQL5     | Low Side Driver Output for Channel 5    | Output   | Pulldown    |
| 24         | GND5     | Power Ground for Loop Channel 5         | -        | -           |
| 25         | GND6     | Power Ground for Loop Channel 6         | -        | -           |
| 26         | SQL6     | Low Side Driver Output for Channel 6    | Output   | Pulldown    |
| 27         | SQH6     | High Side Driver Output for Channel 6   | Output   | Hi-Z        |
| 28         | VRES6    | Reserve Voltage for Loop Channel 6      | Input    | -           |
| 29         | VRES7    | Reserve Voltage for Loop Channel 7      | Input    | -           |
| 30         | SQH7     | High Side Driver Output for Channel 7   | Output   | Hi-Z        |
| 31         | SQL7     | Low Side Driver Output for Channel 7    | Output   | Pulldown    |
| 32         | GND7     | Power Ground for Loop Channel 7         | -        | -           |
| 33         | TEST     | Test pin                                | Input    | Pulldown    |

Table 2. Pin description (continued)

| Pin Number | Pin name | Description   | I/O type | Reset state |
|------------|----------|---|----------|-------------|
| 34         | VSDIAG   | Supply for Deployment Driver Diagnostics                            | Input    | -           |
| 35         | NC       | No Connect  | -        | -           |
| 36         | IF3/V3   | Current Feedback for channel 3 Raw Or Raw Data output For Channel 3 | Output   | Hi-Z        |
| 37         | IF2/V2   | Current Feedback for channel 2 Raw Or Data output For Channel 2     | Output   | Hi-Z        |
| 38         | GND      | Ground (Analog & Digital)   | -        | -           |
| 39         | ICH3     | Current Sense Output for Channel 3                                  | Output   | Hi-Z        |
| 40         | ICH2     | Current Sense Output for Channel 2                                  | Output   | Hi-Z        |
| 41         | ICH1     | Current Sense Output for Channel 1                                  | Output   | Hi-Z        |
| 42         | ICH0     | Current Sense Output for Channel 0                                  | Output   | Hi-Z        |
| 43         | VSYNC    | Supply for Satellite Sync Pulse                                     | Input    | -           |
| 44         | VSATS    | Supply Voltage for Satellite Interface                              | Input    | -           |
| 45         | GND      | Ground (Analog & Digital)   | -        | -           |
| 46         | IREF     | External Current Reference Resistor                                 | Output   | -           |
| 47         | AGND     | Ground Reference for AOUT   | -        | -           |
| 48         | AOUT     | Analog Output for Loop Diagnostics                                  | Output   | Hi-Z        |
| 49         | GND3     | Power Ground for Loop Channel 3                                     | -        | -           |
| 50         | SQL3     | Low Side Driver Output for Channel 3                                | Output   | Pulldown    |
| 51         | SQH3     | High Side Driver Output for Channel 3                               | Output   | Hi-Z        |
| 52         | VRES3    | Reserve Voltage for Loop Channel 3                                  | Input    | -           |
| 53         | VRES2    | Reserve Voltage for Loop Channel 2                                  | Input    | -           |
| 54         | SQH2     | High Side Driver Output for Channel 2                               | Output   | Hi-Z        |
| 55         | SQL2     | Low Side Driver Output for Channel 2                                | Output   | Pulldown    |
| 56         | GND2     | Power Ground for Loop Channel 2                                     | -        | -           |
| 57         | GND1     | Power Ground for Loop Channel 1                                     | -        | -           |
| 58         | SQL1     | Low Side Driver Output for Channel 1                                | Output   | Pulldown    |
| 59         | SQH1     | High Side Driver Output for Channel 1                               | Output   | Hi-Z        |
| 60         | VRES1    | Reserve Voltage for Loop Channel 1                                  | Input    | -           |
| 61         | VRES0    | Reserve Voltage for Loop Channel 0                                  | Input    | -           |
| 62         | SQH0     | High Side Driver Output for Channel 0                               | Output   | Hi-Z        |
| 63         | SQL0     | Low Side Driver Output for Channel 0                                | Output   | Pulldown    |
| 64         | GND0     | Power Ground for Loop Channel 0                                     | -        | -           |

## 2 Electrical specifications

### 2.1 Absolute maximum ratings

The following maximum ratings are continuous absolute ratings; exceeding any one of these values may cause permanent damage to the integrated circuit.

**Table 3. Absolute maximum ratings**

| Symbol   | Parameter   | Value        | Unit |
|--|---|--------------|------|
| $V_{DD}$   | Supply voltage  | - 0.3 to 5.5 | V    |
| $V_{SDIAG}$  | Supply voltage for squib diagnostics  | - 0.3 to 40  | V    |
| $V_{SATS}$   | Satellite supply voltage  | - 0.3 to 40  | V    |
| $V_{SYNC}$   | Sync supply voltage   | - 0.3 to 40  | V    |
| $V_{RESx}$   | VRES voltage (VRES0, VRES1, VRES2, VRES3, VRES4, VRES5, VRES6, VRES7)   | - 0.3 to 40  | V    |
| $SQHx$   | Squib high side drivers (SQH0, SQH1, SQH2, SQH3, SQH4, SQH5, SQH6, SQH7)  | - 0.6 to 40  | V    |
| $SQLx$   | Squib low side drivers (SQL0, SQL1, SQL2, SQL3, SQL4, SQL5, SQL6, SQL7)   | - 0.3 to 40  | V    |
| $ICHx$   | Satellite outputs (ICH0, ICH1, ICH2, ICH3)  | -1 to 40     | V    |
| TEST   | Test pin  | -0.3 to 40   | V    |
| $V_I$  | Discrete input voltage (RESETB, DEPEND, CS_D, CS_S, SCLK, SCLK_S, MOSI, MOSI_S, MISO, MISO_S, FEN1, FEN2, FEN3, FEN4, INITSYNC, IREF) | - 0.3 to 5.5 | V    |
| $V_O$  | Discrete output voltage (MISO, MISO_S, AOUT, IF2V2, IF3V3)  | - 0.3 to 5.5 | V    |
| AGND   | Analog output reference   | -0.3 to 5.5  | V    |
| GND  | Ground (GND, GND0, GND1, GND2, GND3, GND4, GND5, GND6, GND7)  | -0.3 to 5.5  | V    |
| $T_j$  | Maximum steady-state junction temperature   | 150          | °C   |
| $T_{amb}$  | Ambient temperature   | -40 to 95    | °C   |
| $T_{stg}$  | Storage temperature   | -65 to 150   | °C   |
| $R_{th j amb}$   | Thermal resistance-junction-to-ambient  | 46           | °C/W |
| The following maximum ratings are up to 48 hours; exceeding any one of these values for longer than a total time of 48 hours may cause permanent damage to the integrated circuit. |   |              |      |
| $V_{DD}$   | Supply voltage  | - 0.3 to 6.0 | V    |
| $V_I$  | Discrete input voltage (RESETB, DEPEND, CS_D, CS_S, SCLK, SCLK_S, MOSI, MOSI_S, MISO, MISO_S, FEN1, FEN2, FEN3, FEN4, INITSYNC, IREF) | - 0.3 to 6.0 | V    |
| $V_O$  | Discrete output voltage (MISO, MISO_S, AOUT, IF2V2, IF3V3)  | - 0.3 to 6.0 | V    |

**Table 3. Absolute maximum ratings**

| Symbol                | Parameter  | Value       | Unit |
|-----------------------|--|-------------|------|
| AGND                  | Analog output reference                                      | -0.3 to 6.0 | V    |
| GND                   | Ground (GND, GND0, GND1, GND2, GND3, GND4, GND5, GND6, GND7) | -0.3 to 6.0 | V    |
| T <sub>j</sub>        | Maximum steady-state junction temperature                    | 150         | °C   |
| T <sub>amb</sub>      | Ambient temperature  | -40 to 95   | °C   |
| T <sub>stg</sub>      | Storage temperature  | -65 to 150  | °C   |
| R <sub>th j amb</sub> | Thermal resistance junction-to-ambient                       | 46          | °C/W |

## 2.2 Absolute maximum degraded operating ratings

Under the following deviations to the ratings indicated in [Section 2.3](#) the device performance will be degraded and not meet the electrical characteristics outlined in [Section 2.4](#). At minimum the SPI and diagnostics will function but not meet specified electrical parameters.

**Table 4. Absolute maximum degraded operating ratings**

| Symbol             | Parameter  | Value                             | Unit |
|--------------------|--|-----------------------------------|------|
| V <sub>DD</sub>    | Supply voltage   | 4.5 to 5.5                        | V    |
| V <sub>SDIAG</sub> | Supply voltage for squib diagnostics   | 7 to 40                           | V    |
| V <sub>SATS</sub>  | Satellite supply voltage   | 7 to 14                           | V    |
| V <sub>SYNC</sub>  | Sync supply voltage  | (V <sub>SATS</sub> + 5.5 V) to 40 | V    |
| V <sub>RES</sub>   | VRES voltage (VRES0, VRES1, VRES2, VRES3, VRES4, VRES5, VRES6, VRES7)  | 7 to 40                           | V    |
| V <sub>I</sub>     | Discrete input voltage (RESETB, DEPEN, CS_D, CS_S, SCLK, SCLK_S, MOSI, MOSI_S, MISO, MISO_S, FEN1, FEN2, FEN3, FEN4, INITSYNC) | - 0.3 to (VDD +0.3)               | V    |
| T <sub>j</sub>     | Junction temperature   | -40 to 150                        | °C   |

**Note:** *The above is provided for informational purposes only and will result in degraded operation. Under the above conditions the SPI will be functional as well as diagnostics, though the electrical performance may not conform to the parameters outlined in [Section 2.4](#). Firing requirements as indicated in [Section 2.4](#) may not be met with the conditions above.*

## 2.3 Operating ratings

Table 5. Operating ratings

| Symbol                | Parameter   | Value                           | Unit                          |
|-----------------------|---|---------------------------------|-------------------------------|
| V <sub>DD</sub>       | Supply voltage  | 4.9 to 5.1                      | V                             |
| V <sub>SDIAG</sub>    | Supply voltage for squib diagnostics  | 7 to 37                         | V                             |
| V <sub>SATS</sub>     | Satellite supply voltage  | 7 to 14                         | V                             |
| V <sub>SYNC</sub>     | Sync supply voltage <sup>(1)</sup>  | Continuous                      | (V <sub>SATS</sub> + 6) to 25 |
|                       |   | pulse ≤500 ms                   | (V <sub>SATS</sub> + 6) to 40 |
| V <sub>RESx</sub>     | VRES voltage (VRES0, VRES1, VRES2, VRES3, VRES4, VRES5, VRES6, VRES7)   | 7 to 37                         | V                             |
| V <sub>I</sub>        | Discrete input voltage (RESETB, DEPEND, CS_D, CS_S, SCLK, SCLK_S, MOSI, MOSI_S, MISO, MISO_S, FEN1, FEN2, FEN3, FEN4, INITSYNC, IREF) | - 0.3 to (V <sub>DD</sub> +0.3) | V                             |
| T <sub>amb</sub>      | Ambient temperature   | -40 to 95                       | °C                            |
| R <sub>Th j-amb</sub> | Thermal resistance junction-to-ambient  | 46                              | °C/W                          |

- For PSI5 the maximum operating voltage is 16.5V as called out in the PSI5 technical specification (V 1.2 /14.06.07). Depending on the sync supply voltage the sync pulse can be as high as 8 V above idle. To ensure the maximum operating voltage of 16.5 V is not exceeded then the VSATS voltage should be limited to 8.5 V.

## 2.4 Electrical characteristics

### 2.4.1 General

4.9 V ≤ V<sub>DD</sub> ≤ 5.1 V; 7 V ≤ V<sub>RESX</sub> ≤ 37 V; 7 V ≤ V<sub>SDIAG</sub> ≤ 37 V; (V<sub>SATS</sub> + 6.5 V) ≤ V<sub>SYNC</sub> ≤ 25 V; 5 V ≤ V<sub>SATS</sub> ≤ 14 V; FEN1 = FEN2 = FEN3 = FEN4 = V<sub>DD</sub>; R<sub>REF</sub> = 10 kΩ, ±1%, 100 PPM; -40 °C ≤ T<sub>A</sub> ≤ +95 °C; unless other specified.

Table 6. General - DC electrical characteristics

| Symbol            | Parameter   | Test condition   | Min. | Typ. | Max. | Unit |
|-------------------|---|--|------|------|------|------|
| Osc               | Internal oscillator frequency   | Tested with 10K, 1%, 100ppm I <sub>ref</sub> resistor  | 4.75 | -    | 5.25 | MHz  |
| V <sub>RST1</sub> | Internal voltage reset VDD after de-glitch time (tpor) See <a href="#">Figure 6</a> | VDD level for device to report reset condition -deployment drivers are disabled                  | 4.0  | -    | 4.5  | V    |
| V <sub>RST2</sub> | Internal voltage reset VDD with no de-glitch time See                               | Guaranteed by design   | 2.1  | -    | 3.0  |      |
| t <sub>POR</sub>  | POR De-glitch timer   | Timer for VRST1  | 5    | -    | 25   | µs   |
| I <sub>DD</sub>   | Input current VDD   | No squib diagnostics. No deployment. Satellite channels disabled.                                | -    | -    | 15   | mA   |
|                   |   | Resistance measurement diagnostics with no fault condition present. Satellite channels disabled. | -    | -    | 17   |      |

Table 6. General - DC electrical characteristics (continued)

| Symbol                 | Parameter                      | Test condition  | Min. | Typ. | Max. | Unit |
|------------------------|--------------------------------|---|------|------|------|------|
| I <sub>DD</sub>        | Input current VDD              | Resistance measurement diagnostics running with no fault condition present. Satellite channels enabled with I <sub>_</sub> ICHx=10mA and no sync pulse.                       | -    | -    | 17   | mA   |
|                        |                                | Resistance measurement diagnostics running with no fault condition present. Satellite channels enabled with I <sub>_</sub> ICHx = 50 mA and no sync pulse.                    | -    | -    | 17   |      |
|                        |                                | Resistance measurement diagnostics running with no fault condition present. Satellite channels enabled with I <sub>_</sub> ICHx = 50 mA and sync pulse at high voltage level. | -    | -    | 17   |      |
|                        |                                | Short to -0.3 V on SQHx. Satellite channels disabled.   | -    | -    | 15   |      |
|                        |                                | Short to -0.3 V on SQLx. Satellite channels disabled.   | -    | -    | 15   |      |
|                        |                                | Deployment. Satellite channels disabled.  | -    | -    | 15   |      |
|                        |                                | Short to GND on SQL; VRCM active Satellite channels enabled with I <sub>_</sub> ICHx = 50 mA and sync pulse at high voltage level.  | -    | -    | 35   |      |
| R <sub>IREF_H</sub>    | Resistance threshold IREF      | -   | -    | 60.0 | kΩ   |      |
| R <sub>IREF_L</sub>    |                                | -   | 2.0  | -    | kΩ   |      |
| V <sub>IH_RESETB</sub> | Input voltage threshold RESETB | -   | -    | 2.0  | V    |      |
| V <sub>IL_RESETB</sub> |                                | -   | 0.8  | -    | V    |      |
| V <sub>HYS_RST</sub>   |                                | -   | 100  | -    | 300  | mV   |
| V <sub>IH_TEST</sub>   | Input voltage threshold TEST   | Guaranteed by design  | -    | 3.2  | V    |      |
| I <sub>TESTPD</sub>    | Input pull-down current TEST   | -   | 1.0  | -    | 2.5  | mA   |
| I <sub>AOUT_SHRT</sub> | AOUT pin current limit         | AOUT short to ground during squib resistance diagnostics  | -    | -    | 20   | mA   |
| I <sub>RESETPU</sub>   | Input pull-up current RESETB   | RESETB = VIH to GND   | -10  | -    | -50  | μA   |
| I <sub>VSATS</sub>     | Current consumption VSATS      | Satellite channels enabled ICH0-3 = 0 A   | -    | -    | 5    | mA   |
| I <sub>VSYNC</sub>     | VSYSN supply current           | Satellite channels enabled ICH0-3 = 0 A   | -    | -    | 5    | mA   |

**Table 6. General - DC electrical characteristics (continued)**

| Symbol             | Parameter  | Test condition   | Min.    | Typ. | Max. | Unit |
|--------------------|--|--|---------|------|------|------|
| I <sub>RESx</sub>  | Quiescent current for VRESx during HSS test                      | Current per pin during HSS test excluding selected channel | -       | -    | 10   | μA   |
| V <sub>IH</sub>    | Input voltage threshold (MOSI, MOSI_S, SCLK, SCLK_S, CS_S, CS_D) | Input Logic = 1  | -       | -    | 2.0  | V    |
| V <sub>IL</sub>    |  | Input Logic = 0  | 0.8     | -    | -    | V    |
| V <sub>HYST</sub>  | Input hysteresis   | -  | 100     | -    | 300  | mV   |
| I <sub>LKGD</sub>  | Input leakage current MOSI, MOSI_S, SCLK, SCLK_S                 | VIN = VDD  | -       | -    | 1    | μA   |
|                    |  | VIN = 0 to VIH   | -1      | -    | -    | μA   |
| I <sub>PU_CS</sub> | Input pull-up current CS_S, CS_D                                 | VIN = VIH to GND   | -10     | -    | -50  | μA   |
| I <sub>PD_IS</sub> | Input pull-down current INITSYNC                                 | VIN = VIL to VDD   | 10      | -    | 50   | μA   |
| V <sub>OH</sub>    | Output voltage MISO, MISO_S                                      | IOH = -800 μA  | VDD-0.8 | -    | -    | V    |
| V <sub>OL</sub>    |  | IOL = 1.6 mA   | -       | -    | 0.4  | V    |
| I <sub>HI_Z</sub>  | Tri-state current MISO, MISO_S,                                  | MISO = VDD   | -       | -    | 1    | μA   |
|                    |  | MISO = 0 V   | -1      | -    | -    | μA   |

**2.4.2 Electrical characteristics - Squib deployment drivers and diagnostics**

4.9 V ≤ V<sub>DD</sub> ≤ 5.1 V; 7 V ≤ V<sub>RESX</sub> ≤ 37 V; 7 V ≤ V<sub>S DIAG</sub> ≤ 37 V; (V<sub>SATS</sub> + 6.5 V) ≤ V<sub>SYNC</sub> ≤ 25 V; 7 V ≤ V<sub>SATS</sub> ≤ 14 V; FEN1 = FEN2 = FEN3 = FEN4 = V<sub>DD</sub>; R<sub>REF</sub> = 10 kΩ, ±1%, 100 PPM; C<sub>VRES0\_3</sub> ≥ 68 nF; C<sub>VRES4\_7</sub> ≥ 68 nF; -40 °C ≤ T<sub>A</sub> ≤ +95 °C; unless other specified.

**Table 7. Squib deployment drivers and diagnostics - DC electrical characteristics**

| Symbol   | Parameter                              | Test condition  | Min. | Typ.     | Max. | Unit |
|--|--|---|------|----------|------|------|
| <b>General</b>   |  |   |      |          |      |      |
| I <sub>LKGSQH</sub>  | Leakage current SQH                    | VSDIAG = VDD = 0, VRES = 37 V, VSQH = 0 V                 | -    | -        | 50   | μA   |
| I <sub>LKGVRES</sub>   | Bias current VRESX                     | VSDIAG = 18 V; VDD = 5 V; VRES = 37 V; SQH shorted to SQL | -    | -        | 10   | μA   |
| I <sub>LKGSQL</sub>  | Leakage current SQL                    | VSDIAG = VDD = 0, VSQL = 18 V                             | -10  | -        | 10   | μA   |
| I <sub>PD</sub>  | Pulldown current SQL                   | VSQL = 1.5 V to 20 V                                      | 3.3  | -        | 4.1  | mA   |
| V <sub>BIAS</sub>  | Diagnostics Bias voltage               | Nominal 3.6 V   | -5%  | VDD·0.72 | +5%  | V    |
| <b>Short to battery/ground Diagnostics - Rsqb from 0 Ω to Open</b> |  |   |      |          |      |      |
| I <sub>SVRCM</sub>   | Maximum Diagnostics Bias Current limit | Short to battery or ground test active VSQH = 0 V         | 5    | -        | 20   | mA   |



Table 7. Squib deployment drivers and diagnostics - DC electrical characteristics

| Symbol   | Parameter  | Test condition   | Min.  | Typ. | Max.  | Unit |
|--|--|--|-------|------|-------|------|
| R <sub>STB</sub>                               | Short to Battery Resistance Threshold  | V <sub>batt</sub> = 6.5V see <a href="#">Figure 9</a>  | 1.92  | -    | 3.42  | kΩ   |
|  |  | V <sub>batt</sub> = 16V see <a href="#">Figure 9</a>   | 8.61  | -    | 13.98 | kΩ   |
|  |  | V <sub>batt</sub> = 20V see <a href="#">Figure 9</a>   | 11.42 | -    | 18.42 | kΩ   |
| I <sub>STB</sub>                               | Short to battery current threshold   | -  | 0.9   | -    | 1.40  | mA   |
| R <sub>STG</sub>                               | Short to Ground Threshold  | -  | 1.2   | -    | 1.8   | kΩ   |
| I <sub>STG</sub>                               | Short to ground current threshold  | -  | 2     | -    | 3.3   | mA   |
| t <sub>DIAGTIMEOUT</sub>                       | Diagnostic Delay Time  | From/CS ↑ until Transistor Test Results are Valid, Output voltage change 0V to 3.5 V<br>C <sub>SQHx</sub> = 0.12 μF<br>C <sub>SQLx</sub> = 0.12 μF | -     | -    | 1500  | μs   |
| <b>High side safing diagnostics</b>            |  |  |       |      |       |      |
| I <sub>SRC_HSS</sub>                           | Diagnostic current into selected VRESx pin during test                                       | Normal conditions  | 710   | -    | 950   | μA   |
| I <sub>HSS_8</sub>                             | Current during diagnostic  | All 8 VRESx pins tied together   | 710   | -    | 1020  | μA   |
| R <sub>HSSNORM_th</sub>                        | Normal resistance range when running high side safing diagnostics                            | All 8 VRESx pins tied together   | 1.4   | -    | 2.5   | kΩ   |
| V <sub>HSSNORM_range</sub>                     | Normal voltage range between VSDIAG and VRESx pin) when running high side safing diagnostics | All 8 VRESx pins tied together   | 1.0   | -    | 2.5   | V    |
| V <sub>HSSSHORT_th</sub>                       | Short voltage threshold between VSDIAG and VRESx pin)  | All 8 VRESx pins tied together   | 0.5   | -    | 1.0   | V    |
| V <sub>HSSOPEN_th</sub>                        | Open voltage threshold between VSDIAG and VRESx pin)   | All 8 VRESx pins tied together   | 2.5   | -    | 4.0   | V    |
| t <sub>DIAGTIMEOUT</sub>                       | Diagnostic delay time  | From/CS ↑ until transistor test results are valid, C <sub>SQHx</sub> = 0.12 μF<br>C <sub>SQLx</sub> = 0.12 μF                                      | -     | -    | 500   | μs   |
| <b>Voltage measurement diagnostics (VRESx)</b> |  |  |       |      |       |      |
| I <sub>RESx</sub>                              | Max diagnostic current into VRESx pin  | Normal conditions  | -     | -    | 50    | μA   |
| V <sub>VRESXLO_th</sub>                        | Low voltage threshold for VRESx pin  | -  | 5.0   | -    | 7     | V    |

**Table 7. Squib deployment drivers and diagnostics - DC electrical characteristics**

| Symbol                                   | Parameter  | Test condition   | Min.                      | Typ. | Max.                      | Unit  |
|--|--|--|---------------------------|------|---------------------------|-------|
| V <sub>VRESXHI_th</sub>                  | High voltage threshold for VRESx pin   | -  | 13.7                      | -    | 18.0                      | V     |
| t <sub>DIAGTIMEOUT</sub>                 | Diagnostic delay time  | From/CS ↑ until transistor test results are valid.   | -                         | -    | 100                       | µs    |
| <b>MOS diagnostics</b>                   |  |  |                           |      |                           |       |
| I <sub>MOS</sub>                         | MOS test max current   | Normal conditions guaranteed by design   | -                         | -    | I <sub>SDIAG</sub>        | mA    |
| t <sub>SHUTOFF</sub>                     | LS/HS MOS turn off under fault condition   | Time is measured from the valid LS/ HS MOS current > 100mA to the LS/HS turn off                           | -                         | -    | 4                         | µs    |
| t <sub>FETtimeout</sub>                  | FET timeout  | Normal conditions  | -                         | -    | 100                       | µs    |
| <b>High Squib resistance diagnostics</b> |  |  |                           |      |                           |       |
| R <sub>SQHIZ</sub>                       | High load resistance threshold   | -  | 1.07                      | -    | 2.1                       | kΩ    |
| I <sub>HR</sub>                          | High resistance current threshold  | -  | I <sub>STG</sub>          |      |                           | mA    |
| t <sub>DIAGTIMEOUT</sub>                 | MOS diagnostic delay time  | From/CS ↑ until Transistor test results are valid, C <sub>SQHx</sub> = 0.12 µF C <sub>SQlx</sub> = 0.12 µF | -                         | -    | 300                       | µs    |
| <b>Squib resistance diagnostics</b>      |  |  |                           |      |                           |       |
| V <sub>OH</sub>                          | Output voltage AOUT  | High saturation voltage; I <sub>AOUT</sub> = -500 µA   | -                         | -    | VDD-0.2V                  | V     |
| V <sub>OL</sub>                          |  | Low Saturation Voltage; I <sub>AOUT</sub> = +500 µA  | -                         | -    | 0.2                       | V     |
| I <sub>Z</sub>                           | Tri-State Current AOUT   | AOUT = VDD   | -                         | -    | 1                         | µA    |
|  |  | AOUT = 0 V   | -1                        | -    | -                         | µA    |
| R <sub>SQB RANGE</sub>                   | Load Resistance Range  | -  | 3.5                       | -    | 10.0                      | Ω     |
| V <sub>AOUT</sub>                        | Resistance measurement analog output tolerance<br>V <sub>AOUT</sub> =<br>$V_{DD} \cdot \left[ \frac{1}{10} + \left( 0.08 \cdot \frac{R_{SQB}}{\Omega} \right) \right]$ | 0 Ω ≤ R <sub>SQB</sub> < 3.5 Ω   | V <sub>AOUT</sub> -0.095V | -    | V <sub>AOUT</sub> +0.095V | V     |
|  |  | 3.5 Ω ≤ R <sub>SQB</sub> ≤ 10 Ω  | V <sub>AOUT</sub> -0.95V  | -    | V <sub>AOUT</sub> -1.05V  | V     |
| I <sub>SRC</sub>                         | Resistance measurement current source  | V <sub>DD</sub> = 5.0 V; V <sub>SDIAG</sub> = 7.0 V to 37 V  | 38                        | -    | 42                        | mA    |
| I <sub>SINK</sub>                        | Resistance measurement current sink  | -  | 45                        | -    | 57                        | mA    |
| I <sub>SLEW</sub>                        | Rmeas current di/dt  | 30% - 70% of ISRC  | 2                         | -    | 11                        | mA-µs |
| V <sub>cmpr</sub>                        | Voltage threshold on squib pin to shutdown ISRC  | -  | 2.65                      | -    | 3.25                      | V     |


Table 7. Squib deployment drivers and diagnostics - DC electrical characteristics

| Symbol                    | Parameter   | Test condition  | Min.                  | Typ. | Max.                  | Unit          |
|---------------------------|---|---|-----------------------|------|-----------------------|---------------|
| $t_{isrcshtdwn}$          | Time after voltage threshold crossed for squib pin to shutdown<br>IISRC | Guaranteed by design  | -                     | -    | 30                    | $\mu\text{s}$ |
| $V_{LSDrsqb}$             | Voltage threshold on squib pin to shutdown ISRC                         | -   | 0.8                   | -    | 2.2                   | V             |
| $t_{R\_WAIT}$             | Rmeas wait time 6   | Wait time before AOUT voltage is stable for ADC reading   | -                     | -    | 300                   | $\mu\text{s}$ |
| <b>FENx Input pins</b>    |   |   |                       |      |                       |               |
| $t_{FENfilter}$           | Minimum pulse width   | -   | 12                    | -    | 16                    | $\mu\text{s}$ |
| $I_{FENPD}$               | Internal pull-down current  | $V_{IN} = V_{IL}$ to VDD  | 20                    | -    | 50                    | $\mu\text{A}$ |
| $V_{FENLO}$               | Input low voltage threshold   | -   | 0.8                   | -    | -                     | V             |
| $V_{FENHI}$               | Input high voltage threshold  | -   | -                     | -    | 2.0                   | V             |
| $T_{FENLATCH}$            | FEN Latch timer   | -   | 0                     | -    | 512                   | ms            |
| $t_{FLACC}$               | FEN latch timer accuracy  | -   | - 20%                 | -    | 20                    | %             |
| <b>Deployment drivers</b> |   |   |                       |      |                       |               |
| $T_{RESOLUTION}$          | Diagnostic timing / resolution  | Guaranteed by design,   | 22.5                  | 25   | 27.5                  | $\mu\text{s}$ |
| $T_{ACCURACY}$            | Diagnostic timing accuracy  | $I_{HS} \geq I_{MEAS}$ ,<br>$0\text{s} \leq T_{MEASURE\_TIME} \leq 3.7\text{ ms}$<br>$C_{SQIB\_HI} = 0.12\ \mu\text{F}$<br>$C_{SQIB\_LO} = 0.12\ \mu\text{F}$ | -                     | -    | 2                     | LSB           |
| $I_{MEAS}$                | High side driver current limit detect threshold                         | Guaranteed by design  | $I_{HSX} \times 0.90$ | -    | $I_{HSX} \times 0.99$ | A             |
| $V_{breakdown}$           | HS or LS breakdown voltage  | Voltage across driver = 40 V  | -                     | -    | 50                    | $\mu\text{A}$ |
| $R_{DSonTOTAL}$           | Total high and low side MOS on resistance                               | High side MOS +<br>low side MOS D9:D8="11";<br>$V_{RES} = 7\text{ V}$ ; $I = 1.6\text{ A}$ @95 °C   | -                     | -    | 2.0                   | $\Omega$      |
| $R_{DSonHS}$              | High side MOS on resistance   | D9:D8="11"; $V_{RES} = 7\text{ V}$ ;  | -                     | 0.3  | 0.8                   | $\Omega$      |
| $R_{DSonLS}$              | Low side MOS on resistance  | $I_{VRES} = 1.6\text{ A}$ ;   | -                     | 0.6  | 1.2                   | $\Omega$      |

**Table 7. Squib deployment drivers and diagnostics - DC electrical characteristics**

| Symbol              | Parameter                                    | Test condition  | Min. | Typ. | Max. | Unit    |
|---------------------|--|---|------|------|------|---------|
| $I_{HS\_12A}$       | High side deployment current limit           | Configuration mode 1 bits<br>D9:D8="00" SQHx shorted to ground;<br>$V_{RES} = 7$ to 37 V  | 1.21 | -    | 1.47 | A       |
| $I_{HS\_15A}$       |  | Configuration Mode 1 bits<br>D9:D8="01" SQHx shorted to ground;<br>$V_{RES} = 7$ to 25 V  | 1.51 | -    | 1.85 | A       |
| $I_{HS\_175A}$      |  | Configuration Mode 1 bits<br>D9:D8="11" SQHx shorted to ground;<br>$V_{RES} = 7$ to 37 V  | 1.76 | -    | 2.14 | A       |
| $t_{ILIM}$          | Low side MOS shutdown under short to battery | $V_{sqblo}=18$ V  | 90   | -    | 110  | $\mu$ s |
| $I_{LS}$            | Low side MOS current limit                   |   | 2.2  | -    | 4.0  | A       |
| $t_{settle}$        | Firing current settling time                 | Time from fire command CS_D rising edge to where firing current remains within specified limits<br>$C_{SQIB\_HI} = 0$ to 0.12 $\mu$ F<br>$C_{SQIB\_LO} = 0$ to 0.12 $\mu$ F | -    | -    | 150  | $\mu$ s |
| $t_{DEPLOY-2ms}$    | Deployment time                              | $V_{RES} = 7$ to 37 V@ $I_{HS\_12A}$<br>$V_{RES} = 7$ to 25 V@ $I_{HS\_15A}$<br>For $I_{HS\_12A}$ and $I_{HS\_15A}$ Firing Measured from CS_D rising edge                   | 2.15 | -    | 2.5  | ms      |
| $t_{DEPLOY-1ms}$    |  | $V_{RES} = 7$ to 37 V<br>For $I_{HS\_175A}$ Firing Measured from CS_D rising edge   | 1.15 | -    | 1.40 | ms      |
| $t_{DEPLOY-0.65ms}$ |  | $V_{RES} = 7$ to 37 V<br>For $I_{HS\_175A}$ Firing current Measured from CS_D rising edge   | 0.65 | -    | 0.85 | ms      |

Figure 2. MOS settling time and turn-on time 2



### 2.4.3 Electrical characteristics - Satellite interface

$4.9\text{ V} \leq V_{DD} \leq 5.1\text{ V}$ ;  $7\text{ V} \leq V_{RESX} \leq 37\text{ V}$ ;  $7\text{ V} \leq V_{SDIAG} \leq 37\text{ V}$ ;  $(V_{SATS} + 6.5\text{ V}) \leq V_{SYNC} \leq 25\text{ V}$ ;  $5\text{ V} \leq V_{SATS} \leq 14\text{ V}$ ;  $FEN1 = FEN2 = FEN3 = FEN4 = V_{DD}$ ;  $R_{REF} = 10\text{ k}\Omega$ ,  $\pm 1\%$ , 100 PPM;  $-40\text{ }^\circ\text{C} \leq T_A \leq +95\text{ }^\circ\text{C}$ ; unless other specified.

Table 8. Satellite interface - DC electrical characteristics

| Symbol                   | Parameter  | Test condition   | Min. | Typ. | Max. | Unit |
|--------------------------|--|--|------|------|------|------|
| $I_{ICHx\_IDLELim}$      | Current limit per channel during communication voltage level             | High side short to -0.3 V  | -75  | -    | -150 | mA   |
| $I_{ICHx\_HVLim}$        | Current limit per channel during sync voltage level                      | High side short to -0.3 V  | -100 | -    | -280 | mA   |
| $I_{VSATS\_max}$         | VSATS supply current excluding ICHx current                              | All channels with High side short to -0.3V   | -    | -    | 10   | mA   |
| $I_{VSATSLIM1}$          | VSATS supply current with one channel in current limit during Sync Pulse | High side short to -0.3 V  | -    | -    | -40  | mA   |
| $I_{VSYNCLIM1}$          | VSATSLIM1 supply current per channel with channel in current limit       | High side short to -0.3 V  | 100  | -    | 375  | mA   |
| $I_{ICHx\_SB\_OFF}$      | Short to battery current when driver is OFF.                             | ICHx short to battery<br>$V(ICHx) - VSATS > 50\text{ mV}$<br>50 mV is the maximum threshold to switch OFF driver, TYP is 30 mV | -    | -    | 5    | mA   |
| $I_{ICHx\_SB\_ON}$       | Max short to battery current when driver is ON.                          | Guaranteed by design   | -    | -    | 25   | mA   |
| $I_{ICHxVSATS\_LK\_OFF}$ | $V_{SATS}$ leakage current per channel                                   | $V_{SATS} = 18\text{ V}$<br>$V_{CC} = V_{SYNC} = 0\text{ V}$<br>measured @ $V_{SATS}$  | -    | -    | -1   | mA   |

Table 8. Satellite interface - DC electrical characteristics (continued)

| Symbol                   | Parameter  | Test condition   | Min.               | Typ. | Max.               | Unit          |
|--------------------------|--|--|--------------------|------|--------------------|---------------|
| $I_{ICHxVSYNC\_LK\_OFF}$ | VSYNC leakage current per channel                | $V_{SYNC} = 25\text{ V}$<br>$V_{CC} = V_{SATS} = 0\text{ V}$<br>measured @ $V_{SYNC}$  | -                  | -    | -1                 | mA            |
| $I_{OUTLEAK}$            | Output Leakage Current ICHX                      | $V_{SATS} = 18\text{ V}$ measured @ pin under test<br>$V_{SYNC} = 25\text{ V}$<br>Analog interface OFF                                 | -                  | -    | 1                  | $\mu\text{A}$ |
| Vhdp                     | High side voltage drop (VSATS-VICHX) Per Channel | $I = -150\text{ mA}$ ; $V_{SATS} = 7\text{ V to }14\text{ V}$<br>guaranteed by design  | -                  | -    | 3.0                | V             |
|                          |  | $I = -70\text{ mA}$ ; $V_{SATS} = 7\text{ V to }14\text{ V}$   | -                  | -    | 1.5                | V             |
|                          |  | $I = -50\text{ mA}$ ; $V_{SATS} = 7\text{ V to }14\text{ V}$   | -                  | -    | 1.0                | V             |
|                          |  | $I = -25\text{ mA}$ ; $V_{SATS} = 7\text{ V to }14\text{ V}$   | -                  | -    | 0.5                | V             |
| IFr                      | IF/I <sub>out</sub> CH3 & CH4                    | $I_{out} = -50\text{ mA}$  | 460                | -    | 540                | $\mu\text{A}$ |
|                          |  | $I_{out} = -5\text{ mA}$   | 46                 | -    | 54                 | $\mu\text{A}$ |
| Itr                      | Low to high transition current threshold         | SPI channel configuration bit <2:0>=111  | 35.10              | -    | 42.90              | mA            |
|                          |  | bit <2:0>=110  | 28.80              | -    | 34.20              | mA            |
|                          |  | bit <2:0>=101  | 24.85              | -    | 29.15              | mA            |
|                          |  | bit <2:0>=100  | 20.25              | -    | 24.75              | mA            |
|                          |  | bit <2:0>=011  | 17.10              | -    | 20.90              | mA            |
|                          |  | bit <2:0>=010  | 14.85              | -    | 18.15              | mA            |
|                          |  | bit <2:0>=001  | 8.0                | -    | 11.0               | mA            |
|                          |  | bit <2:0>=000  | 1.0                | -    | 4.0                | mA            |
| $V_{CLAMP}$              | IF/Vx CH3 & CH4 clamp voltage                    | $R_{ext} = 33.0\text{ k}$ , 1%;<br>CHx is shorted to GND   | 0.95*<br>Vdd       | -    | 1.05*<br>Vdd       | V             |
| $I_{hyst}$               | Current Threshold hysteresis                     | Sink current = Itr at the output (ICHX).<br>Ihyst = trip point high – trip point low   | 0.05*Itr           | -    | 0.15*Itr           | mA            |
| Mdf                      | De-glitch filter as a function of protocol speed | Manchester Protocol Excluding Osc tolerance; bit<8:7>= 00, 01, 10, 11. bit Time = the smallest bit time allowed in the selected range. | 11.7%<br>*bit-Time | -    | 23.5%<br>*bit-Time | $\mu\text{s}$ |

Table 8. Satellite interface - DC electrical characteristics (continued)

| Symbol    | Parameter  | Test condition  | Min.             | Typ. | Max.   | Unit |
|-----------|--|---|------------------|------|--------|------|
| Bitr      | Minimum frequency operating range (Incoming messages fall within this operating range is guaranteed to be accepted by the IC)  | Channel configurations bit<8:7> = 00 Test at frq. = 52.33 kHz<br>Test at frq. =13.32 kHz  | 13.32            | -    | 52.33  | kHz  |
|           |  | bit<8:7> =01 Test at frq =110.74 kHz<br>Test at frq. = 26.32 kHz  | 26.32            | -    | 110.74 | kHz  |
|           |  | bit<8:7> =10<br>Test at frq =164.20 kHz<br>Test at frq = 43.50 kHz  | 43.50            | -    | 164.20 | kHz  |
|           |  | bit<8:7>=11<br>Test at frq. = 250.63 kHz<br>Test at frq. = 62.66 kHz  | 62.66            | -    | 250.63 | kHz  |
| Bitr      | Maximum frequency operating range (Incoming messages fall outside this operating range is guaranteed to be rejected by the IC) | Channel configurations bit<8:7> = 00<br>Test at frq. > 59.14 kHz<br>Test at frq. <11.99 kHz   | 11.99            | -    | 59.14  | kHz  |
|           |  | bit<8:7> =01<br>Test at frq > 128.37 kHz<br>Test at frq < 23.57 kHz   | 23.57            | -    | 128.37 | kHz  |
|           |  | bit<8:7> =10<br>Test at frq >194.93 kHz<br>Test at frq < 38.71 kHz  | 38.71            | -    | 194.93 | kHz  |
|           |  | bit<8:7>=11<br>Test at frq > 309.6 kHz<br>Test at frq < 55.37 kHz   | 55.37            | -    | 309.6  | kHz  |
| Idle      | Idle time  | CRC disabled:<br>The idle bit time is based on the bit time calculated using the start bits based on the last edge of previous message to 1st rising edge (start bit) of new message If an error is detected then the device shall default to 1.5 times the maximum frequency (minimum bit time).<br>No idle time required after enabling channel | 1.5*Tbit         | -    | -      | µs   |
|           |  | CRC enabled:  | 1.5*Tbit<br>+4µs | -    | -      |      |
| Tdl & Tdh | IFx/Vx delay   | Test with 10K 1% Iref resistor check response from changing between the following current levels. High = 0 to 15 mA, Low = 66 to 15 0mA   | -                | 1    | -      | µs   |
| Tdl - Tdh | IFx/Vx delay time differential   | ICHX outputs with a 500 µs symmetrical pulse in and 500µs out.  | -                | -    | 0.3    | µs   |


**Table 8. Satellite interface - DC electrical characteristics (continued)**

| Symbol                                 | Parameter  | Test condition   | Min.                 | Typ.                               | Max.                 | Unit |
|--|--|--|----------------------|------------------------------------|----------------------|------|
| t <sub>Fit_BATT</sub>                  | Output fault filter for short to battery                                 | V(ICHX)-VSATS>50mV   | 12                   | -                                  | 16                   | µs   |
| t <sub>Fit_GND</sub>                   | Output fault filter for short to ground                                  | I <sub>sensor</sub> >I <sub>lim</sub>  | 300                  | -                                  | 360                  | µs   |
| <b>Receive Mode</b>                    |  |  |                      |                                    |                      |      |
| V <sub>ICHx</sub>                      | Output voltage on pin ICHx (x = 1...4)                                   | I <sub>ICHx</sub> = [0...50mA];<br>7V ≤ V <sub>SATS</sub> ≤ 14V  | VSAT-1               | -                                  | VSAT                 | V    |
| <b>SYNC Mode and High Voltage mode</b> |  |  |                      |                                    |                      |      |
| V <sub>ICHx_HV</sub>                   | Output voltage during High Voltage Mode and SYNC Mode High time          | 7V ≤ V <sub>SATS</sub> ≤ 14V (V <sub>SATS</sub> +6V) ≤ V <sub>SYNC</sub> ≤ 25V I <sub>ICHx</sub> = 50mA  | V <sub>ICHx</sub> +4 | -                                  | V <sub>ICHx</sub> +8 | V    |
| V <sub>REG_DO</sub>                    | Regulator Drop Out voltage   | I <sub>ICHx</sub> = 50mA   | -                    | -                                  | 2.5                  | V    |
| t <sub>SYNCDLY</sub>                   | Delay time from rising edge of INITSYNC pin to sync pulse voltage active | Measured from INITSYNC pin rising edge to 5% of V <sub>HV</sub><br>All Channels  | 2.7                  | -                                  | 6.6                  | µs   |
| t <sub>SYNC_high1</sub>                | SYNC pulse high time   | -  | -7%                  | 20                                 | + 7%                 | µs   |
| t <sub>SYNC_dlyhigh1</sub>             | Total delay time from INITSYNC to sync pulse falling edge                | MCR D9:D8="00"<br>Measured from INITSYNC pin rising edge to 90% of sync pulse falling edge (V <sub>ICHx_HV</sub> - V <sub>ICHx</sub> idle)<br>All Channels using default slew rate | 20.3                 | -                                  | 28                   | µs   |
| t <sub>SYNC_high2</sub>                | SYNC pulse high time   | -  | -7%                  | 30                                 | + 7%                 | µs   |
| t <sub>SYNC_high3</sub>                | SYNC pulse high time data "0" pulse width (High voltage mode)            | -  | -7%                  | 40                                 | + 7%                 | µs   |
| t <sub>SYNC_high4</sub>                | SYNC pulse high time data "1" pulse width (High voltage mode)            | -  | -7%                  | 80                                 | + 7%                 | µs   |
| t <sub>RECV_disable</sub>              | Receiver disable time  | MCR bit D2=0   | -7%                  | 62                                 | + 7%                 | µs   |
|  |  | MCR bit D2=1   | -7%                  | t <sub>SYNC_highx</sub> typ + 20µs | + 7%                 | µs   |
| t <sub>risewrate</sub>                 | High Voltage rise slew rate for ICHx                                     | MCR bit D3=0   | 0.9                  | -                                  | 2                    | V/µs |
|  |  | MCR bit D3=1   | 0.43                 | -                                  | 1.5                  |      |
| t <sub>fallsletrate</sub>              | High Voltage fall slew rate for ICHx                                     | MCR bit D3=0   | 0.9                  | -                                  | 2                    | V/µs |
|  |  | MCR bit D3=1   | 0.43                 | -                                  | 1.5                  |      |

**Table 8. Satellite interface - DC electrical characteristics (continued)**

| Symbol                | Parameter  | Test condition                     | Min. | Typ. | Max.      | Unit    |
|-----------------------|--|------------------------------------|------|------|-----------|---------|
| $t_{HVILIMDLY}$       | HV current limit active time following $t_{SYNC\_highx}$ | Guaranteed by design               | -    | -    | 12        | $\mu s$ |
| $C_{ICHX}$            | Capacitance on satellite output for stability (per pin)  | ICHx pin to $C_{ICHX} \leq 70nH$ ; | 10   | -    | 47        | nF      |
| <b>INITSYNC input</b> |  |                                    |      |      |           |         |
| $V_{INITSYNCL0}$      | Input low voltage threshold                              | -                                  | 0    | -    | 0.8       | V       |
| $V_{INITSYNCHI}$      | Input high voltage threshold                             | -                                  | 2.0  | -    | 1.0 x VDD | V       |
| $I_{ISPD}$            | Input pulldown current INITSYNC                          | $V_{IN} = V_{IL}$ to VDD           | 10   | -    | 50        | $\mu A$ |
| $T_{INITSYNCLT}$      | Minimum pulse width                                      | -                                  | 1.7  | -    | 2.1       | $\mu s$ |

**Figure 3. Sync pulse diagram**



**2.4.4 SPI timing**

All SPI timing is performed with a 150 pF load on MISO unless otherwise noted


$4.9V \leq V_{DD} \leq 5.1V$ ;  $7V \leq V_{RESX} \leq 37V$ ;  $7V \leq V_{SDIAG} \leq 37V$ ;  $(V_{SATS} + 6V) \leq V_{SYNC} \leq 25V$ ;  $5V \leq V_{SATS} \leq 14V$ ;  $FEN1 = FEN2 = FEN3 = FEN4 = V_{DD}$ ;  $R_{REF} = 10K\Omega, \pm 1\%, 100PPM$ ;  $-40^{\circ}C \leq T_A \leq +95^{\circ}C$ ; unless other specified.

**Table 9. SPI timing - DC electrical characteristics**

| No. | Symbol              | Parameter  | Min. | Typ. | Max. | Unit |
|-----|---------------------|--|------|------|------|------|
| -   | fop                 | Transfer frequency   | dc   | -    | 5.50 | MHz  |
| 1   | tSCK                | SCLK, SCLK_S period  | 181  | -    | -    | ns   |
| 2   | tLEAD               | Enable lead time   | 65   | -    | -    | ns   |
| 3   | tLAG                | Enable lag time  | 50   | -    | -    | ns   |
| 4   | tSCLKHS             | SCLK, SCLK_S high time   | 65   | -    | -    | ns   |
| 5   | tSCLKLS             | SCLK, SCLK_S low time  | 65   | -    | -    | ns   |
| 6   | tsUS                | MOSI, MOSI_S input setup time  | 20   | -    | -    | ns   |
| 7   | tHS                 | MOSI, MOSI_S input hold time   | 20   | -    | -    | ns   |
| 8   | tA                  | MISO, MISO_S access time   | -    | -    | 60   | ns   |
| 9   | tDIS <sup>(1)</sup> | MISO, MISO_S disable time  | -    | -    | 100  | ns   |
| 10  | tVS                 | MISO, MISO_S output valid time   | -    | -    | 60   | ns   |
| 11  | tHO <sup>(1)</sup>  | MISO, MISO_S output hold time  | 0    | -    | -    | ns   |
| 12  | tRO                 | Rise Time (design information)   | -    | -    | 30   | ns   |
| 13  | tFO                 | Fall Time (design information)   | -    | -    | 30   | ns   |
| 14  | tCSN                | CS_D, CS_S negated time  | 640  | -    | -    | ns   |
| 15  | tCLKN               | Time between CS rising edge and first transition of SCLK must be higher than tCLKN. It happens when multiple L9662 are connected to the same SCLK and MOSI but with different chip select. | 500  | -    | -    | ns   |


1. Parameters t<sub>DIS</sub> and t<sub>HO</sub> shall be measured with no additional capacitive load beyond the normal test fixture capacitance on the MISO pin. Additional capacitance during the disable time test erroneously extends the measured output disable time, and minimum capacitance on MISO is the worst case for output hold time.

Figure 4. SPI timing diagram



GAPGPS00742

Figure 5. MISO Loading for Disable Time Measurement



GAPGPS00664