

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China










Single and dual PMOS high-side H-bridge

Datasheet - production data



Features

- Full path R_{DSON} less than 540 mΩ
- Continuous load current > 3 A
- Operating battery supply voltage 5 V to 28 V
- Operating V_{DD} supply voltage 4.5 V to 5.5 V
- All ECU internal pins can withstand up to 18 V
- Output switching frequency up to 11 kHz
- Monitoring of V_{DD} supply voltage
- SPI programmable output current limitation from 5 A to 8.6 A (in 3 steps)
- Over temperature and short circuit protection
- Full diagnosis capability
- Fast switch-off open-drain input/output

- Current-monitoring with current feedback output signal CF
- SPI-interface for configuration and diagnosis
- Error history in second diagnosis register
- Two independent enable pins: "/ABE" and "DIS"
- Control of power stages by SPI or two input signals, PWM and DIR (configurable via SPI)
- Logic levels 5 V compatible
- Conformity to improved EMC requirements due to smart H-bridge switching

Description

L9959S/L9959U and L9959T are single and dual integrated H-bridges for resistive and inductive loads featuring output current direction and supervising functions.

The PowerSSO24 houses one full H-Bridge, while the PowerSSO36 houses both two H-Bridges that can work in parallel, through independent input driving commands, and one full H-bridge, by improving PCB footprint design versus different target applications.

Target application ranges from throttle control actuators to exhaust gas recirculation control valves in automotive domain to a more general use to drive DC and Stepper motors.

Table 1. Device summary

Order code	Package	Packing
L9959S-TR-D	PowerSSO24	Tape & Reel
L9959T-TR-D	PowerSSO36	Tape & Reel
L9959U-TR-D	PowerSSO36	Tape & Reel

Contents L9959

Contents

1	Bloc	k diagram	3
2	Pins	description	7
	2.1	Pin definitions and functions	3
3	Elect	trical specifications13	3
	3.1	Absolute maximum ratings	3
	3.2	ESD protection	3
	3.3	Thermal data	1
	3.4	Electrical characteristics	1
	3.5	Outputs OUT1 and OUT2	3
	3.6	Temperature dependent current reduction	J
	3.7	Free-wheeling diodes	J
	3.8	SPI / logic electrical characteristics	1
4	Appl	ication information	3
	4.1	Power stage switching behavior	3
		4.1.1 PWM mode (same current direction)	3
		4.1.2 DIR-change mode	4
	4.2	Protection and monitoring	5
		4.2.1 Current feedback	3
		4.2.2 Current limitation	7
		4.2.3 Temperature dependent current reduction	7
		4.2.4 Short to battery (SCB) and short to Ground (SCG)	3
		4.2.5 Short circuit over load (SCL)	
		4.2.6 Open load (OL)	9
	4.3	VS-undervoltage	9
	4.4	Inverse current at V _S 29	9
	4.5	/ABE pin)
	4.6	VDD-monitor)
	4.7	VDD-monitor test)
	4.8	Power-on reset	1



L9959 Contents

5	SPI	functior	nal description	32
	5.1	Gener	al description	32
		5.1.1	SPI select (SS)	32
		5.1.2	Serial data In (SI)	32
		5.1.3	Serial clock (SCK)	32
		5.1.4	Serial out (SO)	32
		5.1.5	SPI communication flow	32
	5.2	SPI-in:	struction	33
	5.3	Device	e register map	34
	5.4	SPI - c	control and status registers	35
		5.4.1	Reset sources	40
		5.4.2	Configuration registers reset sources	40
6	Арр	lication	circuit	41
7	Pacl	kage inf	formation	42
	7.1	Power	SSO-24 (exposed pad) package information	42
	7.2	Power	SSO-36 (exposed pad) package information	45
8	Revi	ision his	story	48



List of tables L9959

List of tables

Table 1.	Device summary	1
Table 2.	L9959S PSSO24 pin-out	8
Table 3.	L9959T (Two H-Bridge drivers in one package) PSSO36 pin-out	9
Table 4.	L9959U (Single version in PSSO36) pin out	2
Table 5.	Absolute maximum ratings	3
Table 6.	ESD protection	3
Table 7.	Thermal data1	4
Table 8.	Supply	4
Table 9.	Power-on reset	5
Table 10.	V _{DD} monitoring	5
Table 11.	Undervoltage shutdown	6
Table 12.	On-resistance (4.5 V < V _S < 28 V)	6
Table 13.	Power output switching times (8 V < V _S < 18 V)	6
Table 14.	Current feedback (CF)	8
Table 15.	Current limiting	9
Table 16.	Over-current detection (8 V < V _S < 18 V)	9
Table 17.	Open-load detection	0
Table 18.	Retest delay	
Table 19.	Temperature dependent current reduction	0
Table 20.	Free-wheel diodes	0
Table 21.	Inputs: SI, SS, SCK, DIR, DIS and PWM; Output: SO	1
Table 22.	Dynamic characteristics	2
Table 23.	Device states with respect to supply voltage	1
Table 24.	SPI instruction byte	3
Table 25.	Check byte	4
Table 26.	Command overview	4
Table 27.	Device identifier (ID)	5
Table 28.	Revision register (REV)	5
Table 29.	DIA_REG1 3	5
Table 30.	Diagnosis bits (DIA_REG1)	6
Table 31.	Diagnosis register 2 (DIA_REG2)	6
Table 32.	Diagnosis bits (DIA_REG2)	
Table 33.	Configuration register (CONFIG_REG)	7
Table 34.	Current Level (CONFIG_REG)	
Table 35.	Status and configuration register (STATCON_REG)	8
Table 36.	Special register (SPECIAL_REG)	9
Table 37.	PowerSSO-24 (exposed pad) package mechanical data	
Table 38.	PowerSSO-36 (exposed pad) package mechanical data	
Table 39.	Document revision history	8



L9959 List of figures

List of figures

Figure 1.	Block diagram	6
Figure 2.	PSSO24 pin connection (top view)	7
Figure 3.	PSSO36 pin connection (top view)	
Figure 4.	PSSO36 (Single version) pin connection (top view)	8
Figure 5.	Output delay times (e.g. low-side output)	. 17
Figure 6.	Output rise and fall times	. 17
Figure 7.	Output disable and enable time (/ABE Input)	. 17
Figure 8.	Output disable and enable time (DIS Input)	. 18
Figure 9.	SPI timing information	
Figure 10.	PWM mode current flow	
Figure 11.	PWM mode output voltage	. 24
Figure 12.	DIR-change (current is changing its direction)	. 24
Figure 13.	DIR-change current flow phase 2	. 25
Figure 14.	DIR-change output voltage	
Figure 15.	Current feedback and current limiting	. 26
Figure 16.	Current limitation	
Figure 17.	Temperature dependent current reduction	
Figure 18.	Current limiting and short circuit	. 28
Figure 19.	Write access	
Figure 20.	Read access	
Figure 21.	Application circuit	. 41
Figure 22.	PowerSSO-24 (exposed pad) package outline	
Figure 23.	PowerSSO-36 (exposed pad) package outline	. 45



Block diagram L9959

1 Block diagram




Figure 1. Block diagram

L9959 Pins description

2 Pins description

Figure 2. PSSO24 pin connection (top view)





Figure 3. PSSO36 pin connection (top view)



Pins description L9959

☐ OUT2 PGND | 36 35 OUT1 🔲 ____ PWM ___ DIR 34 SCK [DIS ss 🔲 33 □ vs SI 🔲 32 □ VS so 🔲 31 ____ VDD CF [□ NC /ABE GNDABE [____ AGND PSSO36 NC [27 □ NC NC [□ NC NC | 12 25 NC \square 13 24 □ NC NC \square 14 23 NC 🔲 15 □ NC NC 🗌 16 21 □ NC 17 20 □ NC NC ___ 18 19 □ NC NC [GAPG2010151556PS

Figure 4. PSSO36 (Single version) pin connection (top view)

2.1 Pin definitions and functions

Table 2. L9959S PSSO24 pin-out

Pin	Symbol	Function	
1, 4, 12, 13, 14, 16, 22, 24	NC	To be connected to GND on PCB.	
2	PGND	Power Ground	
3	OUT1	Bridge output 1 and 2: The bridge outputs are built of a high-side p-channel and a low-side N-channel transistor.	
5	SCK	erial clock input: nis input controls the internal shift register of the SPI.	
6	SS	Slave Select input: The serial data transfer between the device and the micro controller is enabled by pulling the input SS to low level.	
7	SI	Slave in (Serial data input): The input receives serial data from the microcontroller.	
8	SO	Slave Out (Serial data output): The diagnosis data is available via the SPI through this tristate-output.	

L9959 Pins description

Table 2. L9959S PSSO24 pin-out (continued)

Pin	Symbol	Function	
9	CF	Current Proportional Feedback output: The CF pin provides in conjunction with an external resistor an output current, which is proportional to the H-Bridge current.	
10	/ABE	Bidirectional Ability/Enable Pin: Open-Drain Output, which is pulled low in case of VDD over- and under-voltage. If the input is pulled to low, all output stages are switched off.	
11	GNDABE	Sense Ground for VDD monitoring	
15	AGND	Device Ground. (Connected to Exposed PAD)	
17	VDD	VDD Supply: 5 V Supply	
18	VS	Power supply voltage for power stage outputs (external reverse protection required)	
19	DIS	Disable input: DIS switches OUT1 and OUT2 to tristate.	
20	DIR	Direction input: The DIR pin controls the switch direction of OUT1 and OUT2.	
21	PWM	PWM input: The PWM input switches OUT1 and OUT2.	
23	OUT2	Bridge output 1 and 2: The bridge outputs are built of a high-side p-channel and a low-side N-channel transistor.	
EP	AGND	Exposed Pad: Connected to AGND.	

Table 3. L9959T (Two H-Bridge drivers in one package) PSSO36 pin-out

Pin	Symbol	Function	
1	PGND1 ⁽¹⁾	round: nportant: For the capability of driving the full current at the outputs, all ground pins must be xternally connected.	
2	OUT11	idge output 11, 12, 21, and 22: le bridge outputs are built of a high-side p-channel and a low-side N-channel transistor. le bridge outputs of chip 1 are OUT11 and OUT12, of chip 2 OUT21 and OUT22.	
3	SCK1	erial clock input: his input controls the internal shift register of the SPI. CK1 belongs to chip 1 and SCK2 to chip 2.	
4	SS1	Slave Select input: The serial data transfer between the device and the micro controller is enabled by pulling the input SS to low level. SS1 belongs to chip 1 and SS2 to chip 2.	
5	SI1	Slave in (Serial data input): The input receives serial data from the microcontroller. SI1 belongs to chip 1 and SI2 to chip 2.	
6	SO1	Slave Out (Serial data output): The diagnosis data is available via the SPI through this tristate-output. SO1 belongs to chip 1 and SO2 to chip 2.	

Pins description L9959

Table 3. L9959T (Two H-Bridge drivers in one package) PSSO36 pin-out (continued)

Pin	Symbol	Function	
7	CF1	Current Proportional Feedback output: The CF pin provides in conjunction with an external resistor an output current, which is proportional to the H-Bridge current. CF1 belongs to OUT11 and OUT12, CF2 to OUT21 and OUT22.	
8	/ABE1	Bidirectional Ability/Enable Pin 1: Open-Drain Output, which is pulled low in case of VDD over- and under-voltage. If the input is pulled to low, all output stages are switched off. /ABE1 belongs to chip 1.	
9	GNDABE1	Sense Ground for VDD monitoring	
10, 28	AGND	Device Ground. (Connected to Exposed PAD)	
11, 29	NC	To be connected to GND on PCB.	
12	VDD2 ⁽²⁾	VDD Supply: 5V Supply.	
13, 14,	VS2 ⁽³⁾	Power supply voltage for power stage outputs (external reverse protection required): Important: For the capability of driving the full current at the outputs all pins of VS must be externally connected.	
15	DIS2	Disable input 2: DIS2 switches OUT21 and OUT22 to tristate.	
16	DIR2	Direction input 2: DIR2 pin controls the switch direction of OUT21 and OUT22.	
17	PWM2	PWM input 2: PWM1 input switches OUT21 and OUT22.	
18	OUT22	Bridge output 11, 12, 21, and 22: The bridge outputs are built of a high-side p-channel and a low-side N-channel transistor. The bridge outputs of chip 1 are OUT11 and OUT12, of chip 2 OUT21 and OUT22.	
19	PGND2 ⁽¹⁾	Ground: Important: For the capability of driving the full current at the outputs, all ground pins must be externally connected.	
20	OUT21	Bridge output 11, 12, 21, and 22: The bridge outputs are built of a high-side p-channel and a low-side N-channel transistor. The bridge outputs of chip 1 are OUT11 and OUT12, of chip 2 OUT21 and OUT22.	
21	SCK2	Serial clock input: This input controls the internal shift register of the SPI. SCK1 belongs to chip 1 and SCK2 to chip 2.	
22	SS2	Slave Select input: The serial data transfer between the device and the micro controller is enabled by pulling the input SS to low level. SS1 belongs to chip 1 and SS2 to chip 2.	
23	SI2	Slave in (Serial data input): The input receives serial data from the microcontroller. SI1 belongs to chip 1 and SI2 to chip 2.	
24	SO2	Slave Out (Serial data output): The diagnosis data is available via the SPI through this tristate-output. SO1 belongs to chip 1 and SO2 to chip 2.	



L9959 Pins description

Table 3. L9959T (Two H-Bridge drivers in one package) PSSO36 pin-out (continued)

Pin	Symbol	Function	
25	CF2	Current Proportional Feedback output: The CF pin provides in conjunction with an external resistor an output current, which is proportional to the H-Bridge current. CF1 belongs to OUT11 and OUT12, CF2 to OUT21 and OUT22.	
26	/ABE2	Bidirectional Ability/Enable Pin 2: Open-Drain Output, which is pulled low in case of VDD over- and under-voltage. If the input so pulled to low, all output stages are switched off. /ABE2 belongs to chip 2.	
27	GNDABE2	Sense Ground for VDD monitoring	
30	VDD1 ⁽²⁾	VDD Supply: 5V Supply.	
31, 32	VS1 ⁽³⁾	Power supply voltage for power stage outputs (external reverse protection required): Important: For the capability of driving the full current at the outputs all pins of VS must b externally connected.	
33	DIS1	Disable input 1: DIS1 switches OUT11 and OUT12 to tristate	
34	DIR1	Direction input 1: DIR1 pin controls the switch direction of OUT11 and OUT12.	
35	PWM1	PWM input 1: PWM1 input switches OUT11 and OUT12.	
36	OUT12	Bridge output 11, 12, 21, and 22: The bridge outputs are built of a high-side p-channel and a low-side N-channel transistor. The bridge outputs of chip 1 are OUT11 and OUT12, of chip 2 OUT21 and OUT22.	
EP	AGND ⁽⁴⁾	Exposed PAD: connected to AGND	

^{1.} Pins 1 is referred to die 1, whereas 19 is referred to die 2.

^{2.} Pins 12 is referred to die 2, whereas 30 is referred to die 1.

^{3.} Pins 13 and 14 are referred to die 2, whereas pins 31 and 32 are referred to die1.

^{4.} Pins 10 is referred to die 2, whereas 28 is referred to die 1.

Pins description L9959

Table 4. L9959U (Single version in PSSO36) pin out

Pin	Symbol	Function	
1	PGND	Ground: Important: For the capability of driving the full current at the outputs, all ground pins must be externally connected.	
2	OUT1	The bridge outputs are built of a high-side p-channel and a low-side N-channel transistor.	
3	SCK	Serial clock input: This input controls the internal shift register of the SPI.	
7	CF	Current Proportional Feedback output: The CF pin provides in conjunction with an external resistor an output current, which is proportional to the H-Bridge current	
8	/ABE	Bidirectional Ability/Enable Pin: Open-Drain Output, which is pulled low in case of VDD over- and under-voltage. If the input is pulled to low, all output stages are switched off.	
9	GNDABE	Sense Ground for VDD monitoring	
10,11, 12,13, 14,15, 16,17, 18,19, 20,21, 22,23, 24,25, 26,27, 29	NC	To be connected to GND on PCB.	
28	AGND	Device Ground. (Connected to Exposed PAD)	
30	VDD	VDD Supply: 5 V Supply.	
31, 32	VS1	Power supply voltage for power stage outputs (external reverse protection required): Important: For the capability of driving the full current at the outputs all pins of VS must be externally connected.	
33	DIS	Disable input : DIS switches OUT1 and OUT2 to tristate	
34	DIR	Direction input: DIR pin controls the switch direction of OUT1 and OUT2.	
35	PWM	PWM input: PWM input switches OUT1 and OUT2.	
36	OUT2	The bridge outputs are built of a high-side p-channel and a low-side N-channel transistor.	

3 Electrical specifications

3.1 Absolute maximum ratings

Warning:

Stressing the device above the rating listed in the "Absolute maximum ratings" table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE program and other relevant quality document.

Table 5. Absolute maximum ratings

Symbol	Parameter / Test condition	Value [DC Voltage]	Unit
V _{VS}	DC supply voltage The device is able to sustain load dump as specified in the ISO16750 documentation	-1.0 to +40	V
V _{VDD}	Stabilized supply voltage, logic supply	-0.3 to 18	V
C _F ⁽¹⁾	Current feedback output	-0.3 to 18	V
$\begin{matrix} V_{SI}, V_{SCK}, V_{SS}, V_{SO}, \\ V_{DIR}, V_{PWM}, V_{DIS} \end{matrix}$	Logic input / output voltage range	-0.3 to 18	V
V _{OUTn}	Output voltage (n = 1,2 or 11,12,21,22); V _{OUTn} < V _S + 1 V	-1.0 to 40	V
	Dynamic pulse / t < 500ms; V _{OUTn} < V _S + 2 V	-2.0 to 40	V
т	Operating junction temperature	-40 to 150	°C
T _j	Dynamic junction temperature (1000hrs)	150 to 175	°C
T _{stg}	Storage temperature	-55 to 150	°C

^{1.} It is withstood at $V_S = 18 \text{ V}$

3.2 ESD protection

Table 6. ESD protection

Parameter	Value	Unit
All pins versus ground group (AGND, PGND1, PGND2, GND_ABE1, GND_ABE2)	±2 ⁽¹⁾	kV
VS pin, Power Output Pins: OUT1, OUT2 or OUT11, OUT12, OUT21, OUT22 versus ground group (AGND, PGND1, PGND2, GND_ABE1, GND_ABE2)	±4 ⁽²⁾	kV

^{1.} HBM according to MIL 883C, Method 3015.7 or EIA/JESD22-A114-A.

^{2.} HBM with all unzipped pins grounded.



3.3 Thermal data

Table 7. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-to-case (max) for L9959S, L9959T	2.0	°C/W

3.4 Electrical characteristics

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 4.5 V \leq V_S \leq 18 V, 4.5 V \leq V_{DD} \leq 5.5 V; all outputs open; T_j = -40 °C to 150 °C, unless otherwise specified.

Table 8. Supply

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _S	Operating voltage range	-	4.5	-	28	V
		V_{DD} = 5 V; V_{S} = 5 V and V_{S} = 18 V; Bridge disabled	-	-	5	mA
I _{VS}	V _S current consumption in active mode	V_{DD} = 5 V; V_{S} = 5 V and V_{S} = 18 V; f_{OUT} = 2 kHz; I_{OUT} = 0 A	-	-	6	mA
	active mode	$V_{DD} = 5 \text{ V}; V_{S} = 5 \text{ V} \text{ and } V_{S} = 18 \text{ V}; f_{OUT} = 10 \text{ kHz}; I_{OUT} = 0 \text{ A}$	-	-	14	mA
		V_{DD} = 5 V; V_{S} = 28 V; f_{OUT} = 10 kHz; I_{OUT} = 0 A	-	-	14	mA
I _{VS(stby)}	V _S current consumption in passive mode	V _{DD} = 0 V	0	-	2.5	mA
V _{VS_slew} ⁽¹⁾	Slew rate on V _S	-	-	-	100	V/µs
V _{VS_slew} ⁽²⁾	Slew rate on V _S	-	-	-	20	V/µs
V_{DD}	Operating voltage range	-	4.5	-	5.5	V
I _{VDD}	V _{DD} supply current	V _S = 18 V; V _{DD} = 5 V	-	-	10	mA

^{1.} No change of parameters for VDD-monitoring and in SPI logic

^{2.} No change of parameters

Table 9. Power-on reset

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{DDRES}	Reset active threshold	-	2.8	-	3.4	V
V _{DDPOR}	Power-on reset threshold	-	3.3	-	4	V
V _{DDPORHYS}	Power-on reset hysteresis	-	-	600	-	mV
t _{POR}	Power-on reset extension time	-	-	-	1	ms

Table 10. V_{DD} monitoring

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{DD}	V _{DD} monitoring voltage range	-	V _{DDPOR}	-	18	V
V _{DD_THL}	Under voltage threshold	V _S = 0 V	4.2	-	4.5	V
V _{DD_THH}	Over voltage threshold	V _S = 0 V	5.25	-	5.5	V
t _{FIL_OFF}	Switch-off filtering time	Cuaranta ad hu again	60	-	135	μs
t _{FIL_ON}	Switch-on filtering time	Guaranteed by scan.	60	-	135	μs
V _{TEST_THL}	Under voltage test threshold	-	5.25	-	5.5	V
V _{TEST_THH}	Over voltage test threshold	-	4.2	-	4.4	V
V _{DD_MR}	Full V _{DD} supply range	-	-0.3	-	18	V
V _{DD_SLEW}	V _{DD} slew	-		-	500	mV/μs
ΔV _{DD_THX}	Threshold (V _{DD_THH} , V _{DD_THL}) shift during vs. inverse current	-	-0.1	-	0.1	V
V _{ABE_INL}	/ABE input low-level	-	-0.3	-	1.65	V
V _{ABE_INH}	/ABE input high-level	-	3.15	-	18	V
V _{ABE_INHY}	/ABE input hysteresis	-	0.2	-	1.0	V
		0 V < V _{ABE} < 1.5 V	0	-	60	μA
I _{ABE_IN}	/ABE input pull-down current	V _{ABE} = 2.1 V, 5 V, 18 V; V _S = 18 V; V _{DD} = 5 V, 18 V	20	40	60	μА
V _{ABE_OUTL}	/ABE output low voltage	$2.5~\mathrm{V} < \mathrm{V}_\mathrm{DD} < \mathrm{V}_\mathrm{DD_THL}; \\ \mathrm{I}_\mathrm{ABE_OUTL} < 2.5~\mathrm{mA}$	0	-	1.0	V
V _{ABE_OUTL}	/ABE output low voltage	V _{DD_THH} < V _{DD} < 18V; I _{ABE_OUTL} < 7.5 mA	0	-	1.2	V
V _{ABE_OUTL}	/ABE output passive low voltage	-	0	-	1.2	V
Δl _{ABE}	I _{ABE} Change during vs. inverse current	-	-100		100	μA



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
V _{UV_OFF}	VS UV threshold	VS decreasing	3.1	3.8	4.5	V
V _{UV_ON}	VS UV threshold	VS increasing	3.3	4.0	4.7	V
V _{UV_HYS}	VS UV hysteresis	V _{UV_ON} - V _{UV_OFF}	0.1	-	1	V
t _{FUV}	VS UV detection time	-	-	-	1.5	μs

3.5 Outputs OUT1 and OUT2

Table 12. On-resistance $(4.5 \text{ V} < \text{V}_{\text{S}} < 28 \text{ V})$

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
r _{ONVS} OUT1,2	On-resistance to supply	$V_{DD} = 5 \text{ V}; V_{S} = 10 \text{ V},$ $I_{OUT1,2} = 3 \text{ A}$	-	-	315	mΩ
r _{ONGND} OUT1,2	On-resistance to PGND	$V_{DD} = 5 \text{ V}; V_{S} = 10 \text{ V},$ $I_{OUT1,2} = 3 \text{ A}$	1	-	225	mΩ
	Switched-off output current of	V _{DD} = 5 V; V _S = 13 V; V _{OUT} = 0 V	-200	-	-	μA
	OUT 4 0	V_{DD} = 5 V; V_{S} = 13 V; V_{OUT} = V_{S}	-	-	200	μA

Table 13. Power output switching times (8 V < V_S < 18 V)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{d ON}	Output delay time driver on	-	-	-	6	μs
t _{d OFF}	Output delay time driver off	-	-	-	20	μs
t _{d dis} ⁽¹⁾	Disable delay time		-	-	12.5	μs
t _{d pwon}	Power-on delay time	Guaranteed through scan.	-	-	1	ms
t _{d en}	Enable delay time		-	-	50	μs
dl _{OUT} /dt	Current slew rate	-	-	1.6		A/µs
dV _{OUTHS} /dt	Output rise/fall slew-rate high-side slow selected with bit SR = 0 fast selected with bit SR = 1	V - 5 V - 44 V	0.975 2.8	-	2.7 8	V/µs
dV _{rOUTLS} /dt	Output rise slew-rate low-side valid only after the toggling of DIR input	$V_{DD} = 5 \text{ V; } V_{S} = 14 \text{ V}$ $R_{LOAD1,2} = 2.6 \Omega (8 V_{S}),$ $6 \Omega (18 V_{S})$	0.975	-	2.7	V/µs
dV _{fOUTLS} /dt	Output fall slew-rate low-side		2.5	4	8	V/µs
f _{pwmmax}	PWM input frequency	-	-	-	11	kHz

^{1.} Driven by /ABE or DIS input.

16/49 DocID027540 Rev 3



^{2.} The slew-rates ($dV_{OUT}/dt1$) are defined by dV (voltage difference 20% - 80%) divided by the rise-/fall times (t_r/t_f see Figure 6: Output rise and fall times).







Figure 5. Output delay times (e.g. low-side output)










Figure 8. Output disable and enable time (DIS Input)

Table 14. Current feedback (CF)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
		$V_S > 6.5 \text{ V}$, OUTx = 0 A, $T_{J=}$ -40 °C; Current level 2,3,4	0.01	0.05	0.20	V
V _{CF} ⁽¹⁾	CF voltage range	$V_S > 6.5 \text{ V, OUTx} = 250\text{mA, T}_J = 130 ^{\circ}\text{C;}$ Current level 2,3,4	0.04	0.275	0.5	٧
VCF Y	CF voltage range	$V_S > 6.5 \text{ V}, \text{ OUTx} = 0.4 \text{ *}$ $I_{clx}, T_J = 130 \text{ °C}; \text{ Current}$ level 2,3,4	1.71	1.80	1.89	>
		$V_S > 6.5 \text{ V}$, OUTx = I_{Clx} $T_J = -40^{\circ}\text{C}$ to 150°C; Current level 2,3,4	3.82	4.5	5.18	V
R _{CF} ⁽²⁾	CF resistor range	-	-	5.1	-	kΩ
I _{OFFSET}	CF offset current	-	-	10	-	μΑ

Measured at a 5.1k resistor between CF and GND (R_{CF}). Levels see Table 34 Current Level (CONFIG_REG).

Note: This signal has an individual error ±5 % in each of the three currents levels, at trimming temperature of 130 °C. Additional an individual error ±10 % in each of the three current levels over temperature and aging. So the maximum error is of ±15 % in each of the three current levels. The offset and the gain errors may be different in each current level. The adjustment is done at 130 °C and compensates the error corresponding to 0.4 * Iclx

18/49 DocID027540 Rev 3

^{2.} Defined by design, not tested.

Table 15. Current limiting

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
I _{CL2} ⁽¹⁾	Current limit ₂		4.25	5	5.75	Α
I _{CL3} ⁽¹⁾	Current limit ₃	R _{CF} = 5.1 kΩ	5.6	6.6	7.6	Α
I _{CL4} ⁽¹⁾	Current limit ₄		7.3	8.6	9.9	Α
I _{HYS2-4} ⁽¹⁾	Current limit hysteresis ₁	-	-5% ICL ₂₋₄	-	-10% ICL ₂₋₄	А
t _b	Blanking time	Guaranteed through scan.	8	11	15	μs
t _{trans}	Time between two transient		90	-	130	μs

^{1.} Programmable current levels see *Table 34* Current Level (CONFIG_REG). Measured using a 5.1 kΩ resistor between CF and GND (R_{CF}).

Table 16. Over-current detection (8 $V < V_S < 18 V$)

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
II _{OC2_LS} I ⁽¹⁾	Low side over current threshold ₂	V _{DD} = 5 V	4.9	-	8.2	Α
II _{OC3_LS} I ⁽¹⁾	Low side over current threshold ₃	V _{DD} = 5 V	6.7	-	11.1	А
II _{OC4_LS} I ⁽¹⁾	Low side over current threshold ₄	V _{DD} = 5 V	8.4	-	14	Α
II _{OC2_HS} I ⁽¹⁾	High side over current threshold ₂	V _{DD} = 5 V	5.5	-	9.2	Α
II _{OC3_HS} I ⁽¹⁾	High side over current threshold ₃	V _{DD} = 5 V	6.9	-	11.5	Α
II _{OC4_HS} I ⁽¹⁾	High side over current threshold ₄	V _{DD} = 5 V	8.6	-	14.4	Α
I _{TRACK-2} ⁽²⁾	I _{OC2} - _{CL2}	V _{DD} = 5 V	0.4	-	5.5	Α
I _{TRACK-3} ⁽²⁾	1 _{OC3} - 1 _{CL3}	V _{DD} = 5 V	0.4	-	5.5	Α
I _{TRACK-4} ⁽²⁾	1 _{OC4} - 1 _{CL4}	V _{DD} = 5 V	0.4	-	5.5	Α
t _{DF}	Delay time for fault detection	guaranteed by design	1	2	4.5	μs
t _{DF_off}	Switch-off delay time	-			6	μs
t _{DF_del}	Delayed switch-off time	-	20		200	μs
t _{SC}	Short-circuit detection	guaranteed through scan	292	350	413	μs

^{1.} Programmable current levels see *Table 34* Current Level (CONFIG_REG).



^{2.} Tracking values are referred for both LS and HS.

Table 17. Open-load detection

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
R _{OL}	Open-load detection threshold	-	5	-	50	kΩ
t _{DIAGOL}	Open-load diagnosis enable delay	Guaranteed through scan.	100	-	150	ms
t _{DIAGOL1}	Open-load diagnosis filter time ₁		2.4	-	3.6	ms
t _{DIAGOL2}	Open-load diagnosis filter time ₂		200	-	300	μs
V _{out1_OFF}	Out1 voltage regulator	-	1.67	-	1.97	V

Note:

If the value of the connected load is below 5 k Ω no Open Load is detected; whereas if the value of the connected load is more than 50 k Ω , Open Load is detected.

If the load is in the range between (5 to 50) $k\Omega$, the Open Load diagnosis could be not reliable.

Table 18. Retest delay

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{delay retest}	Retest delay for failures: SCB, SCG, SCL	Guaranteed through scan.	290	350	410	μs

3.6 Temperature dependent current reduction

Table 19. Temperature dependent current reduction

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
I _{L_TSD}	Current limit at T _{SD}	-	1.4	2.5	3.6	Α
T _{ILR}	Start of temperature dependent current reduction	-	150	165	-	ů
T _{SD}	Thermal shut-down	-	175	-	-	°C
T _{SD} -T _{ILR}	Range of temperature dependent current reduction	-	20	25	30	°C
T _{fTSD}	Thermo-shut-down detection filter time	Guaranteed through scan.	6	-	18	μs

Note: see also Figure 17: Temperature dependent current reduction.

3.7 Free-wheeling diodes

Table 20. Free-wheel diodes

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
U _D	Free-wheeling diode forward voltage	I _{OUT} = 3 A	-	-	2	V
T _{it} ⁽¹⁾	Free-wheeling diode reverse recovery time	-	-	-	100	ns

1. Not subject to production test; specified by design.



3.8 SPI / logic electrical characteristics

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin. 4.5 V \leq V_S \leq 18 V, 4.5 V \leq V_{CC} \leq 5.5 V; all outputs open; T_j = -40 °C to 150 °C, unless otherwise specified.

Table 21. Inputs: SI, SS, SCK, DIR, DIS and PWM; Output: SO

Symbol	Parameter	Test condition	Min	Тур	Max	Unit
Inputs: SI,	SS, SCK DIR, PWM		<u>'</u>			
V _{IL}	Input voltage low-level	V _{DD} = 5 V	-0.3	-	0.75	V
V _{IH}	Input voltage high-level	V _{DD} = 5 V	1.75	-	VDD+0.3	V
V _{IHYS}	Input hysteresis	V _{DD} = 5 V	0.2	-	1.0	V
R _{PUin}	Input pull-up resistor	V _{DD} = 5 V	50	-	250	kΩ
I _{INx}	PWM, DIR input current	V _{INx} > 3.0V	-5	-	5	μA
C _{Slin} ⁽¹⁾	SI input capacitance	-	-	-	10	pF
C _{SCKin} ⁽¹⁾	SCK input capacitance	-	-	-	10	pF
C _{SSin} ⁽¹⁾	SS Input Capacitance	-	-	-	15	pF
C _{DIR,PWMin}	DIR, PWM input capacitance	-	-	-	20	pF
Input: DIS						
R _{DISPU}	Pull-up resistor	0 V < V _{DIS} < 2.1 V	10	-	45	kΩ
I _{DISx}	DIS input current	V _{DIS} > 3 V	-5	-	5	μA
C _{DIS in} ⁽¹⁾	DIS input capacitance	-	-	-	20	pF
t _{DIS}	DIS pulse width	-	0.5	1	1.5	μs
Input pin di	isturbance (SI, SS, SCK DIR, F	PWM,DIS)				
ΔVx_HL	Change of V _{IH} and V _{IL} during inverse current on V _S	Net cubic stand to to at in	-0.1	-	0.1	V
ΔISx	Change of input current of SPI input pins during inverse current on V _S	Not subjected to test in production.	-100	-	100	μA
Output: SO						
V _{SOL}	Output voltage low level	I _{OL} = 2 mA,	0	-	0.4	V
V _{SOH}	Output voltage high level	I _{OH} = -2 mA	VDD-0.5	-	VDD	V
SR _{SO} ⁽¹⁾	Slew rate	C _{LOAD} = 200 pF	0.3	-	0.6	V/ns
I _{SOLK}	Tristate leakage current	$V_{SS} = V_{DD}$	-10	-	10	μA
C _{SO out} ⁽¹⁾	SO output capacitance	-	-	-	10	pF
	disturbance (SO)		1		-	
ΔI _{SOLK}	Change of I _{SOLK} during inverse Current on VS	-	-100	-	100	μA


^{1.} Not measured in production test. Parameter guaranteed by design.



Table 22. Dynamic characteristics

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
t _{cyc}	Cycle time	-	490	-	-	ns
t _{lead}	Enable lead time	-	300	-	-	ns
t _{lag}	Enable lag time	-	150	-	-	ns
	Data valid	SCK = 2 V; SO = 0.2 V; C _L = 40 pF	40	-	-	ns
t _v		SCK = 2 V; SO = 0.2 V; C _L = 200 pF	150	-	-	ns
		SCK = 2 V; SO = 0.2 V; C _L = 350 pF	230	-	-	ns
t _{su}	Data setup time	-	40	-	-	ns
t _h	Data hold time	-	40	-	-	ns
t _{dis}	Disable time	-	0	-	100	ns
t _{dt}	Transfer delay	-	300	-	-	ns
t _{dld}	Disable lead time	-	250	-	-	ns
t _{dlg}	Disable lag time	-	250	-	-	ns
t _{acc}	Access time	-	8.35	-	-	μs

Figure 9. SPI timing information



4 Application information

4.1 Power stage switching behavior

The L9959 output stages can either be controlled by the pins PWM and DIR or by their corresponding SPI registers (SPWM and SDIR: see *Table 33* in Configuration Register (CONFIG_REG)). The SPI bit MUX in the configuration register (CONFIG_REG) is used to define the driving control strategy of the H-bridge. If the power stages are disabled by /ABE or DIS, this bit is reset and the pins PWM and DIR control the outputs.

The active free-wheeling, in which the body diode is actively shorted by its associated Power-MOS, can be disabled by the bit **FW** in the configuration register (CONFIG_REG). By default, active free-wheeling is enabled.

The device minimizes electro-magnetic emission by switching the high-side and low-side drivers in a special sequence. Two cases are distinguished: The PWM-mode, during which the current direction does not change and the direction switches using the DIR, which changes the current direction (see *Figure 10*, *Figure 12* and *Figure 13*).

4.1.1 PWM mode (same current direction)

The PWM input pin switches the high-/low-side output of the half-bridge, which is selected by the DIR pin.

DIR = '0': OUT1 is switched, DIR = '1': OUT2 is switched.

PWM = '0': Switched low-side is on, PWM = '1': Switched high-side is on.




Figure 10. PWM mode current flow




Figure 11. PWM mode output voltage

During PWM mode the high-side (e.g. *Figure 10* HS1) output is switched off with a slow slew rate until it is off and the low-side body-diode has taken over the entire current (passive freewheeling). Then the associated low-side transistor (e.g. *Figure 10* LS1) is turned on with a fast slope to reduce the voltage across the device and to minimize the power.

The output is pulled to high voltage, by first turning off the low-side driver with a fast slew rate and, after it is off, the high-side driver is switched on by a slow one (e.g. *Figure 10* LS1, HS1).

This assures, that the voltage and current change over the body diode is done smoothly, reducing the electromagnetic emission.

4.1.2 DIR-change mode

The first part of the sequence is identical to the PWM-mode (s.a.). After this has been finished and the associated low-side driver is on (e.g. *Figure 12* LS1), in phase 1 the other low-side driver is turned on (e.g *Figure 12* LS2) to enter passive freewheeling phase. Then in phase 2 the low-side output of OUT2 is switched-off slowly and the current through the load is taken over by the body-diode of the high-side (e.g. *Figure 13* HS2).

Depending on the inductance of the load, the current vanishes more or less quickly. After the low-side driver is turned off, the high-side is switched on with a slow slew-rate.

This assures, that direction switch occurs while the current over the load has vanished, which reduces the electromagnetic emission.




Figure 12. DIR-change (current is changing its direction)

577






Figure 13. DIR-change current flow phase 2





4.2 Protection and monitoring

A set of failure as Short-circuit to Ground (SCG), Short-circuit to battery (SCB) and Short-circuit to load (SCL) errors (SBC, SCG, SCL) are confirmed after their occurrence by accessing the error condition after time t_{delay_retest} a second time. Only after the error is confirmed, it is entered into the diagnosis register 1 (DIA_REG1), and the device is disabled and no further diagnosis is run.

The device can be enabled again by the following actions: Power-on reset, disabling and enabling the device using the pins /ABE or DIS (e.g. disabling - enabling sequence). The diagnosis registers can be cleared by sending a reset command by SPI (STATCON_REG) to either diagnosis register 1 (DIA_REG1) or 2 (DIA_REG2). The bit1 (Reset) of the CONFIG_REG if forced to zero resets both the device registers configuration and diagnosis registers to default but is not able to restart the device. In order to restart IC it is necessary

