



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China




## Automotive door actuator driver with embedded LIN

Datasheet - production data



### Features

- AEC-Q100 qualified 
- 1 half bridge for 7.5 A load ( $R_{ON} = 100 \text{ m}\Omega$ )
- 1 half bridge for 7.5 A load ( $R_{ON} = 150 \text{ m}\Omega$ )
- 2 half bridges for 3 A load ( $R_{ON} = 300 \text{ m}\Omega$ )
- 1 configurable high-side driver for up to 1.5 A ( $R_{ON} = 500 \text{ m}\Omega$ ) or 0.35 A ( $R_{ON} = 1600 \text{ m}\Omega$ ) load
- 1 configurable high-side driver for 0.8 A ( $R_{ON} = 800 \text{ m}\Omega$ ) or 0.35 A ( $R_{ON} = 1600 \text{ m}\Omega$ ) load
- 3 configurable high-side drivers for 0.15 A/0.35 A ( $R_{ON} = 2 \text{ }\Omega$ )
- 1 configurable high-side driver for 0.25 A/0.5 A ( $R_{ON} = 2 \text{ }\Omega$ )
- 4 configurable high-side drivers for 0.15 A/0.25 A ( $R_{ON} = 5 \text{ }\Omega$ )
- Internal 10bit PWM timer for each stand-alone high-side driver
- Buffered supply for voltage regulators and 2 high-side drivers (OUT15 & OUT\_HS / both P-channel) to supply e.g. external contacts
- Programmable soft-start function to drive loads with higher inrush currents as current limitation value (for OUT1-6, OUT7, OUT8 and OUT\_HS) with thermal expiration feature
- All the embedded outputs come with protection and supervision features:
  - Current Monitor (high-side only)
  - Open-load

- Overcurrent
- Thermal warning
- Thermal shutdown
- Fully protected driver for external MOSFETs in H-bridge configuration
- Two 5 V voltage regulators for microcontroller and peripheral supply
- Programmable reset generator for power-on and undervoltage
- Configurable window watchdog
- LIN 2.2a compliant (SAEJ2602 compatible) transceiver
- Separated (Isolated) fail-safe block with 2 LS ( $R_{ON} = 1 \text{ }\Omega$ ) to pull down the gates of the external HS MOSFETs
- Thermal clusters
- A/D conversion of supply voltages and internal temperature sensors
- Embedded and programmable VS duty cycle adjustment for LED driver outputs

### Applications

Door zone applications.

# Contents

- 1 Description . . . . . 12**
- 2 Block diagram and pin descriptions . . . . . 13**
- 3 Electrical specifications . . . . . 18**
  - 3.1 Absolute maximum ratings . . . . . 18
  - 3.2 ESD protection . . . . . 20
  - 3.3 Thermal data . . . . . 20
    - 3.3.1 LQFP64 thermal data . . . . . 21
  - 3.4 Electrical characteristics . . . . . 25
    - 3.4.1 Supply and supply monitoring . . . . . 25
    - 3.4.2 Oscillator . . . . . 26
    - 3.4.3 Power-on reset (VSREG) . . . . . 26
    - 3.4.4 Voltage regulator V1 . . . . . 27
    - 3.4.5 Voltage regulator V2 . . . . . 29
    - 3.4.6 Reset output . . . . . 29
    - 3.4.7 Watchdog timing . . . . . 31
    - 3.4.8 Current monitor output (CM) . . . . . 33
    - 3.4.9 Charge pump . . . . . 34
    - 3.4.10 Outputs OUT1 - OUT15, OUT\_HS . . . . . 35
    - 3.4.11 Power outputs switching times . . . . . 37
    - 3.4.12 Over Current Recovery settings . . . . . 38
    - 3.4.13 Current monitoring . . . . . 39
    - 3.4.14 H-bridge driver . . . . . 41
    - 3.4.15 Gate drivers for the external Power-MOS switching times . . . . . 42
    - 3.4.16 Drain source monitoring external H-bridge . . . . . 45
    - 3.4.17 Open-load monitoring external H-bridge . . . . . 45
    - 3.4.18 Fail safe low-side switch . . . . . 46
    - 3.4.19 Wake up input WU . . . . . 47
    - 3.4.20 LIN transceiver . . . . . 47
    - 3.4.21 SPI . . . . . 50
    - 3.4.22 Input LIN\_FLASH for Flash mode . . . . . 52
    - 3.4.23 Inputs DIR, DIRH, PWMH . . . . . 53
    - 3.4.24 Debug input . . . . . 53

3.4.25	ADC characteristics	53
3.4.26	Temperature diode characteristics	54
3.4.27	Interrupt outputs	54
3.4.28	Timer1 and Timer2	55
3.4.29	SGND loss comparator	58
<b>4</b>	<b>Application information</b>	<b>59</b>
4.1	Supply $V_S$ , $V_{SREG}$	59
4.2	Voltage regulators	59
4.2.1	Voltage regulator: V1	59
4.2.2	Voltage regulator: V2	59
4.2.3	Voltage regulator failure	60
4.2.4	Short to ground detection	60
4.2.5	Voltage regulator behavior	61
4.3	Operating modes	61
4.3.1	Active mode	61
4.3.2	Flash mode	62
4.3.3	SW-debug mode	62
4.3.4	V1_standby mode	62
4.3.5	Interrupt	63
4.3.6	VBAT_standby mode	63
4.4	Wake-up from Standby modes	63
4.4.1	Wake up input	64
4.5	Functional overview (truth table)	64
4.6	Configurable window watchdog	66
4.6.1	Change watchdog timing	69
4.7	Fail-safe mode	69
4.7.1	Temporary failures	69
4.7.2	Non-recoverable failures – forced Vbat_standby mode	70
4.8	Reset output (NReset)	71
4.9	LIN Bus Interface	71
4.9.1	Features	72
4.9.2	Error handling	72
4.9.3	Wake up from Standby modes	73
4.9.4	Receive-only mode	73
4.10	Serial Peripheral Interface (ST SPI Standard)	74

4.11	Power supply failure	75
4.11.1	V <sub>S</sub> supply failure	75
4.11.2	V <sub>SREG</sub> supply failure	76
4.12	Temperature warning and thermal shutdown	77
4.13	Power outputs OUT1..15 and OUT_HS	78
4.14	Auto-recovery alert and thermal expiration	79
4.15	Charge pump	81
4.16	Inductive loads	81
4.17	Open-load detection	82
4.18	Overcurrent detection	82
4.19	Current monitor	82
4.20	PWM mode of the power outputs	82
4.21	Cross-current protection	82
4.22	Programmable soft-start function to drive loads with higher inrush current	83
4.23	H-bridge control	85
4.24	H-bridge driver slew-rate control	86
4.25	Resistive low	87
4.26	Short circuit detection / drain source monitoring	87
4.27	H-bridge monitoring in off-mode	88
4.28	Programmable cross current protection	91
4.29	Power window H-bridge safety switch off block	91
4.30	Temperature warning and shutdown	93
4.31	Thermal clusters	93
4.32	V <sub>S</sub> compensation (duty cycle adjustment) module	95
4.33	Analog digital converter	96
<b>5</b>	<b>Serial Peripheral Interface (SPI)</b>	<b>97</b>
5.1	ST SPI 4.0	97
5.1.1	Physical layer	98
5.2	Signal description	98
5.2.1	Clock and Data Characteristics	99
5.2.2	Communication protocol	100
5.2.3	Address definition	103

	5.2.4	Protocol failure detection	109
<b>6</b>		<b>Application</b>	<b>111</b>
<b>7</b>		<b>SPI Registers</b>	<b>112</b>
	7.1	Global Status Byte GSB	112
	7.2	Control register overview	115
	7.3	Status register overview	119
	7.4	Control registers	121
	7.4.1	Control Register CR1 (0x01)	121
	7.4.2	Control Register CR2 (0x02)	123
	7.4.3	Control Register CR3 (0x03)	126
	7.4.4	Control Register CR4 (0x04)	128
	7.4.5	Control Register CR5 (0x05)	129
	7.4.6	Control Register CR6 (0x06)	131
	7.4.7	Control Register CR7 (0x07)	132
	7.4.8	Control Register CR8 (0x08)	134
	7.4.9	Control Register CR9 (0x09)	135
	7.4.10	Control Register CR10 (0x0A)	136
	7.4.11	Control Register CR11 (0x0B)	137
	7.4.12	Control Register CR12 (0x0C)	137
	7.4.13	Control Register CR13 (0x0D) to CR17 (0x11)	139
	7.4.14	Control Register CR18 (0x12) to CR22 (0x16)	140
	7.4.15	Control Register CR34 (0x22)	142
	7.4.16	Configuration Register (0x3F)	142
	7.5	Status Registers	145
	7.5.1	Status Register SR1 (0x31)	145
	7.5.2	Status Register SR2 (0x32)	147
	7.5.3	Status Register SR3 (0x33)	149
	7.5.4	Status Register SR4 (0x34)	150
	7.5.5	Status Register SR5 (0x35)	151
	7.5.6	Status Register SR6 (0x36)	152
	7.5.7	Status Register SR7 (0x37) to SR9 (0x39)	153
	7.5.8	Status Register SR10 (0x3A)	154
	7.5.9	Status Register SR11 (0x3B)	155
<b>8</b>		<b>Package information</b>	<b>157</b>

---

8.1	LQFP-64 package information .....	157
8.2	LQFP-64 marking information .....	159
<b>9</b>	<b>Order code .....</b>	<b>160</b>
<b>10</b>	<b>Revision history .....</b>	<b>161</b>

## List of tables

Table 1.	Pin definitions and functions . . . . .	13
Table 2.	Absolute maximum ratings . . . . .	18
Table 3.	ESD protection . . . . .	20
Table 4.	Operating junction temperature . . . . .	20
Table 5.	Temperature warning and thermal shutdown . . . . .	21
Table 6.	Supply and supply monitoring . . . . .	25
Table 7.	Oscillator . . . . .	26
Table 8.	Power-on reset ( $V_{SREG}$ ) . . . . .	27
Table 9.	Voltage regulator V1 . . . . .	27
Table 10.	Voltage regulator V2 . . . . .	29
Table 11.	Reset output . . . . .	29
Table 12.	Watchdog timing . . . . .	31
Table 13.	Current monitor output (CM) . . . . .	33
Table 14.	Charge pump electrical characteristics . . . . .	34
Table 15.	Outputs OUT1 - OUT15, OUT_HS . . . . .	35
Table 16.	Power outputs switching times . . . . .	37
Table 17.	Half bridges (OUT1, OUT4, OUT5 and OUT6) OCR timing parameters . . . . .	38
Table 18.	High-side (OUT7, OUT8 and OUT_HS) OCR timing parameters . . . . .	38
Table 19.	Current monitoring . . . . .	40
Table 20.	H-bridge driver . . . . .	41
Table 21.	Gate drivers for the external Power-MOS switching times . . . . .	42
Table 22.	Drain source monitoring external H-bridge . . . . .	45
Table 23.	Open-load monitoring external H-bridge . . . . .	46
Table 24.	Fail safe low-side switch . . . . .	46
Table 25.	Wake-up inputs . . . . .	47
Table 26.	LIN transmit data input: pin TxD . . . . .	47
Table 27.	LIN receive data output: pin RxD . . . . .	47
Table 28.	LIN transmitter and receiver: pin LIN . . . . .	48
Table 29.	LIN transceiver timing . . . . .	49
Table 30.	Input: CSN . . . . .	50
Table 31.	Inputs: CLK, DI . . . . .	50
Table 32.	DI, CLK and CSN timing . . . . .	51
Table 33.	Output: DO . . . . .	51
Table 34.	DO timing . . . . .	52
Table 35.	CSN timing . . . . .	52
Table 36.	Inputs LIN_FLASH for Flash mode . . . . .	52
Table 37.	Inputs DIR, DIRH, PWMH . . . . .	53
Table 38.	Debug input . . . . .	53
Table 39.	ADC characteristics . . . . .	53
Table 40.	Temperature diode characteristics . . . . .	54
Table 41.	Interrupt outputs . . . . .	54
Table 42.	Timer1 and Timer2 . . . . .	55
Table 43.	SGND loss comparator . . . . .	58
Table 44.	Wake-up events description . . . . .	64
Table 45.	Status of different functions/features vs operating modes . . . . .	64
Table 46.	Temporary failures description . . . . .	70
Table 47.	Non-recoverable failure . . . . .	70
Table 48.	Power output settings . . . . .	79



Table 49.	H-bridge control truth table . . . . .	86
Table 50.	H-bridge monitoring in off-mode . . . . .	90
Table 51.	Thermal cluster definition . . . . .	95
Table 52.	Operation codes . . . . .	100
Table 53.	Global Status Byte . . . . .	102
Table 54.	Device application access . . . . .	103
Table 55.	Device information read access . . . . .	103
Table 56.	RAM address range . . . . .	103
Table 57.	ROM address range . . . . .	104
Table 58.	Information Registers Map . . . . .	105
Table 59.	SPI Mode Register . . . . .	106
Table 60.	Burst Read Bit. . . . .	106
Table 61.	SPI Data Length . . . . .	106
Table 62.	Data Consistency Check . . . . .	107
Table 63.	WD Type/Timing . . . . .	107
Table 64.	WD bit position . . . . .	108
Table 65.	Global Status Byte (GSB). . . . .	112
Table 66.	GSB signals description . . . . .	112
Table 67.	Control register overview . . . . .	115
Table 68.	Status register overview . . . . .	119
Table 69.	Control Register CR1 . . . . .	121
Table 70.	CR1 signals description . . . . .	121
Table 71.	Wake-up input1 filter configuration . . . . .	122
Table 72.	Voltage regulator V2 configuration . . . . .	122
Table 73.	Standby transition configuration . . . . .	123
Table 74.	Control Register CR2 . . . . .	123
Table 75.	CR2 signals description . . . . .	123
Table 76.	Configuration of Timer x on-time . . . . .	125
Table 77.	Control Register CR3 . . . . .	126
Table 78.	CR3 signals description . . . . .	127
Table 79.	Control Register CR4 . . . . .	128
Table 80.	CR4 signals description . . . . .	128
Table 81.	Control Register CR5 . . . . .	129
Table 82.	CR5 signals description . . . . .	130
Table 83.	OUTx Configuration bits . . . . .	130
Table 84.	Control Register CR6 . . . . .	131
Table 85.	CR6 signals description . . . . .	131
Table 86.	Control Register CR7 . . . . .	132
Table 87.	CR7 signals description . . . . .	132
Table 88.	Control Register CR8 . . . . .	134
Table 89.	CR8 signals description . . . . .	134
Table 90.	Control Register CR9 . . . . .	135
Table 91.	CR9 signals description . . . . .	135
Table 92.	Control Register CR10 . . . . .	136
Table 93.	CR10 signals description . . . . .	136
Table 94.	Control Register CR11 . . . . .	137
Table 95.	CR11 signals description . . . . .	137
Table 96.	Control Register CR12 . . . . .	137
Table 97.	CR12 signals description . . . . .	138
Table 98.	Control Register CR13 to CR17 . . . . .	139
Table 99.	CR13 to CR17 signals description . . . . .	139
Table 100.	Control Register CR18 . . . . .	140

Table 101.	CR18 to CR22 signals description	141
Table 102.	Control Register CR34	142
Table 103.	CR34 signals description	142
Table 104.	Configuration Register	142
Table 105.	CR signals description	143
Table 106.	Status Register SR1 (0x31)	145
Table 107.	SR1 signals description	145
Table 108.	Status Register SR2 (0x32)	147
Table 109.	SR2 signals description	147
Table 110.	Status Register SR3 (0x33)	149
Table 111.	SR3 signals description	149
Table 112.	Status Register SR4 (0x34)	150
Table 113.	SR4 signals description	151
Table 114.	Status Register SR5 (0x35)	151
Table 115.	SR5 signals description	151
Table 116.	Status Register SR6 (0x36)	152
Table 117.	SR6 signals description	152
Table 118.	Status Register SR7 (0x37) to SR9 (0x39)	153
Table 119.	SR7 to SR9 signals description	153
Table 120.	Status Register SR10 (0x3A)	154
Table 121.	SR10 signals description	154
Table 122.	Status Register SR11 (0x3B)	155
Table 123.	SR11 signals description	155
Table 124.	LQFP-64 mechanical data	157
Table 125.	Device summary	160
Table 126.	Document revision history	161

## List of figures

Figure 1.	Block diagram	13
Figure 2.	Pin connection (top view)	17
Figure 3.	Activation profile 1	22
Figure 4.	Activation profile 1 (first cycle)	22
Figure 5.	Activation profile 2	23
Figure 6.	Activation profile 2 (first cycle)	24
Figure 7.	LQFP64 package and PCB thermal configuration	24
Figure 8.	Voltage regulator V1 characteristics (quiescent current and accuracy)	28
Figure 9.	Watchdog timing	32
Figure 10.	Watchdog early, late and safe windows	33
Figure 11.	Hard Short case, the OC threshold is reached before end of blanking time.	39
Figure 12.	Overload case, the OC threshold is reached after end of blanking time.	39
Figure 13.	H-driver delay times	44
Figure 14.	IGHxr ranges	44
Figure 15.	IGHxf ranges	45
Figure 16.	LIN transmit, receive timing	50
Figure 17.	SPI – transfer timing diagram	55
Figure 18.	SPI input timing	56
Figure 19.	SPI output timing	57
Figure 20.	SPI CSN - output timing	58
Figure 21.	SPI – CSN high to low transition and global status bit access	58
Figure 22.	Voltage regulator behaviour and diagnosis during supply voltage	61
Figure 23.	NINT pins	63
Figure 24.	Main operating modes	66
Figure 25.	Watchdog in normal operating mode (no errors)	67
Figure 26.	Watchdog with error conditions	68
Figure 27.	Watchdog in Flash mode	68
Figure 28.	NReset pin	71
Figure 29.	RxDL pin	71
Figure 30.	Wake-up behavior according to LIN 2.2a	73
Figure 31.	Thermal shutdown protection and diagnosis	77
Figure 32.	Example of long auto-recovery on OUT7. Temperature acquisition starts after $t_{AR}$ , thermal expiration occurs after a $\Delta T = 30^\circ$	80
Figure 33.	Block diagram of physical realization of AR alert and thermal expiration	81
Figure 34.	Charge pump low filtering and start up implementation	81
Figure 35.	Software strategy for half bridges before applying auto-recovery mode.	84
Figure 36.	Overcurrent recovery mode	85
Figure 37.	H-bridge GSHx slope	87
Figure 38.	H-bridge diagnosis	88
Figure 39.	H-bridge open-load-detection (no open-load detected)	89
Figure 40.	H-bridge open-load-detection (open-load detected)	89
Figure 41.	H-bridge open-load-detection (short to ground detected)	90
Figure 42.	H-bridge open-load detection (short to $V_S$ detected)	90
Figure 43.	PWMH cross current protection time implementation.	91
Figure 44.	LSx_FSO: low-side driver “passively” turned on, taking supply from output pin (if main supply fails), can guarantee $V_{LSx\_FSO} < V_{OUT\_max}$	92
Figure 45.	Safety concept	93
Figure 46.	Thermal clusters identification	94

---

Figure 47.	Block diagram $V_S$ compensation (duty cycle adjustment) module .....	95
Figure 48.	Sequential ADC Read Out for $V_{SREG}$ , $V_S$ , WU and THCL1 ..THCL6 .....	96
Figure 49.	SPI pin description .....	98
Figure 50.	SDO pin .....	99
Figure 51.	SPI signal description .....	99
Figure 52.	SDI Frame .....	100
Figure 53.	SDO frame .....	102
Figure 54.	Window watchdog operation .....	108
Figure 55.	Typical application diagram .....	111
Figure 56.	Timer_x controlled by DIR1 .....	126
Figure 57.	LQFP-64 package dimension .....	157
Figure 58.	LQFP-64 footprint .....	159
Figure 59.	LQFP-64 marking information .....	159

# 1 Description

The L99DZ120 is a door zone systems IC providing electronic control modules with enhanced power management power supply functionality, including various standby modes, as well as LIN physical communication layers.

The two low-drop voltage regulators of the devices supply the system microcontroller and external peripheral loads such as sensors and provide enhanced system standby functionality with programmable local and remote wake-up capability. In addition 8 high-side drivers to supply LEDs, 2 high-side drivers to supply bulbs increase the system integration level.

Up to 3 DC motors and 4 external MOS transistors in H-bridge configuration can be driven. All outputs are SC protected and implement an open-load diagnosis.

The ST standard SPI interface (4.0) allows control and diagnosis of the device and enables generic software development.

## 2 Block diagram and pin descriptions

Figure 1. Block diagram




Table 1. Pin definitions and functions

Pin	Symbol	Function
1	WU	Wake-up Input: Input pin for static or cyclic monitoring of external contacts
2	CP2M	Charge pump pin for capacitor 2, negative side
3	CP2P	Charge pump pin for capacitor 2, positive side
4	CP	Charge pump output
5	CP1P	Charge pump pin for capacitor 1, positive side
6	CP1M	Charge pump pin for capacitor 1, negative side

Table 1. Pin definitions and functions (continued)

Pin	Symbol	Function
7	NC	Not connected
8	NC	Not connected
9	OUT14	High-side-driver output to drive LEDs
10	OUT13	High-side-driver output to drive LEDs
11	OUT12	High-side-driver output to drive LEDs
12	OUT9	High-side-driver output to drive LEDs
13	OUT10	High-side-driver-output
14	OUT11	High-side-driver output to drive LEDs
15	LS1_FSO	Fail Safe low-side switch (Active low)
16	LS2_FSO	Fail Safe low-side switch (Active low)
17	VS	Power supply voltage for power stage outputs (external reverse battery protection required), for this input a ceramic capacitor as close as possible to GND is recommended. Important: For the capability of driving, the full current at the outputs all pins of VS must be connected externally!
18	VS; 2nd pin	Current capability (pin description see above)
19	OUT7	High-side-driver output to drive LEDs or a 10 Watt bulb (programmable $R_{dson}$ )
20	OUT6	Half-bridge outputs: the output is built by a high-side and a low-side switch which are internally connected. The output stage of both switches is a power DMOS transistor. Each driver has an internal parasitic reverse diode (bulk-drain-diode: high-side driver from output to VS, low-side driver from GND to output)
21	OUT1	Half-bridge outputs: the output is built by a high-side and a low-side switch which are internally connected. The output stage of both switches is a power DMOS transistor. Each driver has an internal parasitic reverse diode (bulk-drain-diode: high-side driver from output to VS, low-side driver from GND to output)
22	NC	Not connected
23	OUT5	Half-bridge outputs: the output is built by a high-side and a low-side switch which are internally connected. The output stage of both switches is a power DMOS transistor. Each driver has an internal parasitic reverse diode (bulk-drain-diode: high-side driver from output to $V_S$ , low-side driver from GND to output)
24	OUT5; 2nd pin	Current capability (pin description see above)
25	$V_{SREG}$	Power supply voltage to supply the internal voltage regulators, OUT15 and the OUT_HS (external reverse battery protection required / Diode) for this input a ceramic capacitor as close as possible to GND and an electrolytic back up capacitor is recommended.
26	OUT_HS	High-side-driver output to drive LEDs or to supply contacts

Table 1. Pin definitions and functions (continued)


Pin	Symbol	Function
27	OUT4	Half-bridge outputs: the output is built by a high-side and a low-side switch which are internally connected. The output stage of both switches is a power DMOS transistor. Each driver has an internal parasitic reverse diode (bulk-drain-diode: high-side driver from output to $V_S$ , low-side driver from GND to output)
28	OUT4; 2 <sup>nd</sup> pin	Current capability (pin description see above)
29	NC	Not connected
30	VS; 3rd pin	Current capability (for the pin description see above)
31	OUT15	High-side-driver output to drive LEDs
32	PGND	Power GND
33	OUT8	High-side-driver output to drive LEDs or a 5 Watt bulb (programmable $R_{dson}$ )
34	NC	Not connected
35	SGND	Signal Ground
36	CM	Current monitor output: depending on the selected multiplexer bits $CM\_SEL\_x$ ( $CR\ 7$ ) of the; Control Register this output sources an image of the instant current; through the corresponding high-side driver with a fixed ratio
37	NC	Not connected
38	CLK	SPI: serial clock input
39	DO	SPI: serial data output (push pull output stage)
40	DI	SPI: serial data input
41	CSN	SPI: chip select not input
42	TxD_L	LIN Transmit data input
43	RxD_L/NINT	RxDL -> LIN receive data output; NINT -> indicates local/remote wake-up events (push pull output stage)
44	LIN_FLASH	LIN Flash Mode enable (former TxD_C pin, to guarantee family compatibility)
45	NC	Not connected
46	DIR1	Direct Drive Input 1
47	PWMH	PWMH input: this input signal can be used to control the H-bridge Gate Drivers.
48	DIRH	Direction Input: this input controls the H-bridge Drivers for the external MOSFETs
49	DIR2	Direct Drive Input 2
50	NRESET	NReset output to micro controller; (reset state = LOW) (low-side switch with drain connected to the output pin and internal pull up resistance to 5V_1)
51	5V_1	Voltage regulator 1 output: 5 V supply e.g. micro controller
52	NC	Not connected



Table 1. Pin definitions and functions (continued)

Pin	Symbol	Function
53	NINT	Interrupt output (low active; push-pull output stage) to indicate $V_{SREG}$ early warning (Active mode); indicates wake-up events from V1_standby mode
54	NC	Not connected
55	NC	Not connected
56	Debug	Debug input to deactivate the window watchdog (high active)
57	LIN	LIN bus line
58	5V_2	Voltage regulator 2 output: 5 V supply for external loads (potentiometer, sensors). V2 is protected against reverse supply
59	GL1	Gate driver for PowerMOS low-side switch in half-bridge 1
60	SH1	Source of high-side switch in half-bridge 1
61	GH1	Gate driver for PowerMOS high-side switch in half-bridge 1
62	GH2	Gate driver for PowerMOS high-side switch in half-bridge 2
63	SH2	Source of high-side switch in half-bridge 2
64	GL2	Gate driver for PowerMOS low-side switch in half-bridge 2

Figure 2. Pin connection (top view)



### 3 Electrical specifications

#### 3.1 Absolute maximum ratings

Stressing the device above the rating listed in [Table 2](#) may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability

**Table 2. Absolute maximum ratings**

Symbol	Parameter / test condition	Value [DC voltage]	Unit
V <sub>S</sub> , V <sub>SREG</sub>	DC supply voltage / "jump start"	-0.3 to +28	V
	Load dump	-0.3 to +40	V
5V_1	Stabilized supply voltage, logic supply	-0.3 to 6.5 V1 < V <sub>SREG</sub>	V
5V_2 <sup>(1)</sup>	Stabilized supply voltage	-0.3 to +28 <sup>(2)</sup>	V
V <sub>DI</sub> , V <sub>CLK</sub> , V <sub>CSN</sub> , V <sub>DO</sub> , V <sub>RXL/NINT</sub> , V <sub>NRESET</sub> , V <sub>CM</sub> , V <sub>DIR</sub> , V <sub>DIR2</sub> , V <sub>PWMH</sub> , V <sub>DIRH</sub> , V <sub>INT</sub>	Logic input / output voltage range	-0.3 to V1+0.3	V
V <sub>LIN_FLASH</sub> , V <sub>TXDL</sub>	Multi Level Inputs	-0.3 to 40	V
V <sub>Debug</sub>	Debug input pin voltage range	-0.3 to 40	V
V <sub>LS1_FSO</sub> , V <sub>LS2_FSO</sub>	Output voltage range of Fail-Safe low-side Switches	-0.3 to 35	V
V <sub>WU</sub>	DC Wake up input voltage / "jump start"	-0.3 to +28	V
	Load dump	-0.3 to +40	V
V <sub>LIN</sub>	LIN bus I/O voltage range	-20 to +40	V
I <sub>Input</sub> <sup>(3)</sup>	Current injection into V <sub>S</sub> related input pins	20	mA
I <sub>OUT_INJ</sub> <sup>(3)</sup>	Current injection into V <sub>S</sub> related outputs	20	mA
V <sub>OUTn</sub> , V <sub>out_HS</sub>	Output voltage (n = 1 to 15)	-0.3 to V <sub>S</sub> +0.3	V
V <sub>GH1</sub> , V <sub>GH2</sub> (V <sub>Gxy</sub> )	High Voltage Signal Pins	V <sub>Sxy</sub> -0.3 to V <sub>Sxy</sub> +13; V <sub>CP</sub> +0.3	V
V <sub>GL1</sub> , V <sub>GL2</sub> (V <sub>Gxy</sub> )	High Voltage Signal Pins	V <sub>Sxy</sub> -0.3 to V <sub>Sxy</sub> +13; V <sub>CP</sub> -0.3V to +12V; V <sub>cp</sub> +0.3V	V
V <sub>SH1</sub> , V <sub>SH2</sub> (V <sub>Sxy</sub> )	High Voltage Signal Pins	-1 to 40	V
	High Voltage Signal Pins; single pulse with t <sub>max</sub> = 200ns	-5 to 40	V
V <sub>CP1P</sub>	High Voltage Signal Pins	V <sub>S</sub> -0.3 to V <sub>S</sub> +14	V
V <sub>CP2P</sub>	High Voltage Signal Pins	V <sub>S</sub> -0.6 to V <sub>S</sub> +14	V

Table 2. Absolute maximum ratings (continued)

Symbol	Parameter / test condition	Value [DC voltage]	Unit
$V_{CP1M}, V_{CP2M}$	High Voltage Signal Pins	-0.3 to $V_S+0.3$	V
$V_{CP}$	High Voltage Signal Pin $V_S \leq 26$ V	$V_S-0.3$ to $V_S+14$	V
	High Voltage Signal Pin $V_S > 26$ V	$V_S-0.3$ to +40	V
$I_{OUT9}, I_{OUT10}, I_{OUT11}, I_{OUT12}, I_{OUT13}, I_{OUT14}, I_{OUT15}, I_{OUT\_HS}$	Output current <sup>(2)</sup>	$\pm 1.25$	A
$I_{OUT8}$		$\pm 2.5$	A
$I_{OUT7}$		$\pm 5$	A
$I_{OUT1,6}$		$\pm 5$	A
$I_{OUT4,5}$		$\pm 10$	A
$I_{VScum}$	Maximum cumulated current at $V_S$ drawn by OUT1 <sup>(2)</sup>	$\pm 7.5$	A
	Maximum cumulated current at $V_S$ drawn by OUT8 & OUT10 <sup>(2)</sup>	$\pm 2.5$	A
	Maximum cumulated current at $V_S$ drawn by OUT4 <sup>(2)</sup>	$\pm 10$	A
	Maximum cumulated current at $V_S$ drawn by OUT5 <sup>(2)</sup>	$\pm 10$	A
	Maximum cumulated current at $V_S$ drawn by OUT6 & OUT7 <sup>(2)</sup>	$\pm 7.5$	A
	Maximum cumulated current at $V_S$ drawn by OUT9, OUT11, OUT12, OUT13, OUT14, OUT15 and CP	$\pm 2.5$	A
$I_{VSREG}$	Maximum current at $V_{SREG}$ pin <sup>(2)</sup> (5V_1, 5V_2 and OUT_HS)	$\pm 2.5$	A
$I_{PGNDcum}$	Maximum cumulated current at PGND drawn by OUT1 & OUT6 <sup>(2)</sup>	$\pm 7.5$	A
	Maximum cumulated current at PGND drawn by OUT5 <sup>(2)</sup>	$\pm 12.5$	A
	Maximum cumulated current at PGND drawn by OUT4 <sup>(2)</sup>	$\pm 12.5$	A
$I_{SGND}$	Maximum current at SGND <sup>(2)</sup>	$\pm 1.25$	A
GND pins	PGND versus SGND	-0.3 to 0.3	V

- 5V\_2 is robust against SC to 28 V only in case  $V_{SREG}$  is supplied.
- Values for the absolute maximum DC current through the bond wires. This value does not consider maximum power dissipation or other limits.
- Guaranteed by design.

**Note:** All maximum ratings are absolute ratings. Leaving the limitation of any of these values may cause an irreversible damage of the integrated circuit!

*Note: Loss of ground or ground shift with externally grounded loads: ESD structures are configured for nominal currents only. If external loads are connected to different grounds, the current load must be limited to this nominal current.*

### 3.2 ESD protection

**Table 3. ESD protection**

Parameter	Value	Unit
All pins <sup>(1)</sup>	+/-2	kV
All power output pins <sup>(2)</sup> : OUT1 – OUT15, OUT_HS	+/-4	kV
LIN	+/-8 <sup>(2)</sup> +/-10 <sup>(3)</sup> +/-6 <sup>(4)</sup>	kV
All pins <sup>(5)</sup>	+/-500	V
Corner pins <sup>(5)</sup>	+/-750 <sup>(6)</sup>	V
All pins <sup>(7)</sup>	+/- 200	V

1. HBM (human body model, 100 pF, 1.5 kΩ) according to MIL 883C, Method 3015.7 or EIA/JESD22A114-A.
2. HBM with all none zapped pins grounded.
3. Indirect ESD Test according to IEC 61000-4-2 (150 pF, 330 Ω) and 'Hardware Requirements for LIN, CAN and Flexray Interfaces in Automotive Applications' (version 1.3, 2012-05-04).
4. Direct ESD Test according to IEC 61000-4-2 (150 pF, 330 Ω) and 'Hardware Requirements for LIN, CAN and Flexray Interfaces in Automotive Applications' (version 1.3, 2012-05-04).
5. Charged device model.
6. For WU, these limits are referred to one-zap stress; in case of three-zap stress, the limits are +750V/-400V.
7. Machine model; C = 220 pF, R = 0 Ω.

### 3.3 Thermal data

**Table 4. Operating junction temperature**

Symbol	Parameter	Value	Unit
T <sub>j</sub>	Operating junction temperature	-40 to 175	°C

All parameters are guaranteed in the junction temperature range -40 to 150°C (unless otherwise specified); the device is still operative and functional at higher temperatures (up to 175°C).

*Note: Parameters limits at higher junction temperatures than 150°C may change respect to what is specified as per the standard temperature range.*

*Note: Device functionality at high junction temperature is guaranteed by characterization.*

**Table 5. Temperature warning and thermal shutdown**

Symbol	Parameter		Min.	Typ.	Max.	Unit
$T_W$	Thermal overtemperature warning threshold	$T_j^{(1)}$	140	150	160	°C
$T_{SD1}$	Thermal shutdown junction temperature 1	$T_j^{(1)}$				
		Cluster 1-4	165	175	185	°C
		Cluster 5-6	165	175	190	
$T_{SD2}$	Thermal shutdown junction temperature 2	$T_j^{(1)}$	175	185	195	°C
$T_{SD12hys}$		Hysteresis		5		°C
$T_{jft}$	Thermal warning / shutdown filter time			32		µs

1. Non-overlapping.

### 3.3.1 LQFP64 thermal data

Devices belonging to L99DZxxx family embed a multitude of junctions (i.e. Outputs based on a PowerMOSFET stage) housed in a relatively small piece of silicon. The most complex device contains, among all the described features, 6 half-bridges (12 N-Channel PowerMOS), 10 high-sides and two voltage regulators; all the other derivatives, even if smaller than the family super set device, still contain a significant number of junctions.

For this reason, using the Thermal Impedance of a single junction (i.e. voltage regulator or major power dissipation contributor) does not allow to predict thermal behavior of the whole device and therefore it is not possible to assess if a device is thermally suitable for a given activation profile and loads characteristics.

Thermal information is provided as temperature reading by different clusters placed close to the most dissipative junctions.

Some representative and realistic worst-case thermal profiles are described in the below paragraph.

Following measurement methods can be easily implemented, by final user, for a specific activation profile.

#### L99DZ120 thermal profiles

##### Profile 1

Battery Voltage: 16V, Ambient temperature start: 85°C

DC activation

- V1 charged with 70 mA (DC activation)
- V2 charged with 30 mA (DC activation)
- OUT7: 1 x10W bulb (DC activation)
- OUT8: 1 x 5W bulb (DC activation)
- OUT11: 300 Ω resistor (DC activation)
- OUT12: 300 Ω resistor (DC activation)
- OUT13: 300 Ω resistor (DC activation)
- OUT14: 300 Ω resistor (DC activation)

Cyclic activation

- OUT4 – OUT5: 3,3 Ω resistor placed across those outputs
  - 10 activations of Lock/Un-lock (250 ms ON Lock; 500 ms wait; 250 ms ON Un-lock unlock; 500 ms wait)
- OUT5 – OUT6: 10 Ω resistor placed across those outputs
  - (250 ms ON Safe Lock; 500 ms wait; 250 ms ON Safe unlock; 500 ms wait)

Test execution:

Once thermal equilibrium is reached with all DC load active, the “Cyclic Activation” sequence is applied.

Temperature reading is logged just at the end of the whole sequence.

Figure 3. Activation profile 1





Figure 4. Activation profile 1 (first cycle)



Note: All curves are plotted interpolating measured samples with 15 ms of period.

### Profile 2

Battery Voltage: 16V, Ambient temperature start: 85°C

DC activation

- V1 charged with 70 mA (DC activation)
- V2 charged with 30 mA (DC activation)
- OUT7: 1 x10W bulb (DC activation)
- OUT8: 1 x 5W bulb (DC activation)
- OUT11: 300  $\Omega$  resistor (DC activation)
- OUT12: 300  $\Omega$  resistor (DC activation)
- OUT13: 300  $\Omega$  resistor (DC activation)
- OUT14: 300  $\Omega$  resistor (DC activation)

Cyclic activation

- OUT1 – OUT6: 6,8  $\Omega$  resistor placed across those outputs
  - 2 activations (3s ON; 1s OFF; 2x)

Test execution:

Once thermal equilibrium is reached with all DC load active, the “Cyclic Activation” sequence is applied.

Figure 5. Activation profile 2








Figure 6. Activation profile 2 (first cycle)



Note: All curves are plotted interpolating measured samples with 15 ms of period.

Figure 7. LQFP64 package and PCB thermal configuration



Note: Layout condition for Thermal Characterization (board finishing thickness 1.5 mm +/- 10%, board four layers, board dimension 77 mm x 114 mm, board material FR4, Cu thickness 0,070 mm for outer layers, 0.0035 mm for inner layers, thermal via separation 1.2 mm).

### 3.4 Electrical characteristics

#### 3.4.1 Supply and supply monitoring

All SPI communication, logic and oscillator parameters are working down to  $V_{SREG} = 3.5\text{ V}$  and parameters are as specified in the following chapters (guaranteed by design).

- SPI thresholds
- Oscillator frequency (delay times correctly elapsed)
- Internal register status correctly kept (reset at default values for  $V_{SREG} < V_{POR}$ )
- Reset threshold correctly detected

The voltages are referred to ground and currents are assumed positive, when the current flows into the pin.  $6\text{ V} \leq V_S \leq 28\text{ V}$ ;  $6\text{ V} \leq V_{SREG} \leq 28\text{ V}$ ;  $T_j = -40\text{ }^\circ\text{C}$  to  $150\text{ }^\circ\text{C}$ , unless otherwise specified.

**Table 6. Supply and supply monitoring**

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
$V_{SUV}$	$V_S$ undervoltage threshold	$V_S$ increasing / decreasing	4.7		5.4	V
$V_{hyst\_UV}$	$V_S$ undervoltage hysteresis		0.04	0.1	0.2	V
$V_{SOV}$	$V_S$ overvoltage threshold	$V_S$ increasing	20		22.5	V
		$V_S$ decreasing	18.5		22.5	
$V_{hyst\_OV}$	$V_S$ overvoltage hysteresis		0.5	1	1.5	V
$V_{SREG\_UV}$	$V_{SREG}$ undervoltage threshold	$V_{SREG}$ increasing / decreasing	4.2		4.9	V
$V_{hyst\_UV}$	$V_{SREG}$ undervoltage hysteresis		0.04	0.1	0.2	V
$V_{SREG\_OV}$	$V_{SREG}$ overvoltage threshold	$V_{SREG}$ increasing	20		22.5	V
		$V_{SREG}$ decreasing	18.5		22.5	
$V_{hyst\_OV}$	$V_{SREG}$ overvoltage hysteresis		0.5	1	1.5	V
$t_{ovuv\_filt}$	$V_S/V_{SREG}$ over/undervoltage filter time			64		$\mu\text{s}$
$I_{V(act)}$	Current consumption in Active mode	$V_S = V_{SREG} = 12\text{ V}$ ; TxD LIN = high; V1 = ON; V2 = ON; HS/LS Driver OFF; CP = ON		11	14	mA
$I_{V(BAT)}$	Current consumption in $V_{bat\_standby}$ mode <sup>(1)</sup>	$V_S = 12\text{ V}$ ; Both voltage regulators deactivated; HS/LS Driver OFF	8	16	30	$\mu\text{A}$
$I_{V(BAT)CS}$	Current consumption in $V_{bat\_standby}$ mode with cyclic sense enabled <sup>(1)</sup>	$V_S = 12\text{ V}$ ; Both voltage regulators deactivated; $T = 50\text{ ms}$ , $t_{ON} = 100\text{ }\mu\text{s}$	30	80	130	$\mu\text{A}$
$I_{V(BAT)CW}$	Current consumption in $V_{bat\_standby}$ mode with cyclic wake enabled <sup>(1)</sup>	$V_S = 12\text{ V}$ ; Both voltage regulators deactivated during standby phase	30	80	130	$\mu\text{A}$